

## **SPL02E1**

---

### **19.5KB LCD Controller/Driver**

NOV. 08, 2002

Version 1.0

## Table of Contents


	<u>PAGE</u>
<b>1. GENERAL DESCRIPTION</b> .....	<b>3</b>
<b>2. BLOCK DIAGRAM</b> .....	<b>3</b>
<b>3. FEATURES</b> .....	<b>3</b>
<b>4. SIGNAL DESCRIPTIONS</b> .....	<b>4</b>
<b>5. FUNCTIONAL DESCRIPTIONS</b> .....	<b>5</b>
5.1. ROM AREA.....	5
5.2. SYSTEM OPERATION MODE (R/W).....	5
5.3. INTERRUPT (R/W).....	5
5.4. LOW VOLTAGE RESET (LVRST).....	5
5.5. I/O PORT.....	5
5.5.1. IOA (R/W).....	5
5.5.2. IOB (R/W).....	5
5.6. LCD DISPLAY CONTROLLER.....	5
5.7. CONTROL BYTE OF I/O PORT AND LCD DUTY RATE PORT (W).....	5
5.8. TONE AND NOISE.....	5
5.9. SPEECH PLAY CONTROL PORT (W).....	5
5.10. SPEECH PORT (R/W).....	5
<b>6. ELECTRICAL SPECIFICATIONS</b> .....	<b>6</b>
6.1. ABSOLUTE MAXIMUM RATINGS.....	6
6.2. DC CHARACTERISTICS (VDD = 3.0V, T <sub>A</sub> = 25°C).....	6
6.3. DC CHARACTERISTICS (VDD = 4.5V, T <sub>A</sub> = 25°C).....	6
6.4. THE RELATIONSHIPS BETWEEN THE R <sub>OSC</sub> AND THE F <sub>OSC</sub> .....	7
6.4.1. VDD = 3.0V, T <sub>A</sub> = 25°C.....	7
6.4.2. VDD = 4.5V, T <sub>A</sub> = 25°C.....	7
6.5. THE RELATIONSHIPS BETWEEN THE F <sub>CPU</sub> AND THE I <sub>OP</sub> .....	7
6.6. THE RELATIONSHIPS BETWEEN THE F <sub>CPU</sub> AND THE VDD.....	7
<b>7. APPLICATION CIRCUITS</b> .....	<b>8</b>
7.1. APPLICATION CIRCUIT.....	8
7.2. CURRENT MODE DAC SPEAKER DRIVER.....	9
<b>8. PACKAGE/PAD LOCATIONS</b> .....	<b>10</b>
8.1. PAD ASSIGNMENT.....	10
8.2. ORDERING INFORMATION.....	10
8.3. PAD LOCATIONS.....	11
<b>9. DISCLAIMER</b> .....	<b>12</b>
<b>10. REVISION HISTORY</b> .....	<b>13</b>

## 19.5KB LCD CONTROLLER/DRIVER

### 1. GENERAL DESCRIPTION

The SPL02E1 is a CMOS 8-bit single chip micro-processor. With SUNPLUS state-of-the-art technology, it contains RAM, ROM, I/Os, one interrupt controller, two tone-generator, one noise generator, and one automatic display controller/driver. In addition, both PWM and current DAC audio outputs are provided in SPL02E1. Depending on the application, users are willing to select one of the audio types through mask option. To reduce power consumption, a software controllable standby switch is built-in to save the power. The SPL02E1 is a low cost but powerful IC that targets to fulfill various LCD application needs.

### 2. BLOCK DIAGRAM



### 3. FEATURES

- Built-in 8-bit RISC processor
- 192-byte SRAM
- 19.5K-byte ROM
- Max. CPU clock: 1.5MHz @ 4.5V
- Widely operating voltage: 2.4V - 5.5V @ 1.5MHz
- Built-in RC oscillator (only one resistor is needed)
- One 7-bit D/A for audio output or PWM audio output (mask option)
- Provides standby function
- Operating current (enable LVRST)
  - PWM: 480 $\mu$ A (700KHz @ 4.5V)
  - DAC: 720 $\mu$ A (700KHz @ 4.5V)
- Rather low standby current
  - In standby mode:  $I_{STBY} < 1\mu$ A
- LCD matrix: 40 segments x 8 commons
  - LCD bias: 1/4, 1/5
  - LCD duty: 1/4, 1/8
- 2 tone channels and one noise channel for coding audio sound in
- 10 general I/O pins for key input

#### 4. SIGNAL DESCRIPTIONS

Mnemonic	PIN No.	Type	Description
SEG40 - 23 SEG22 - 1	18 - 1 64 - 43	O	LCD driver segment output
COM8 - 1	26 - 19	O	LCD driver common output
PA7 - 0	34 - 41	I/O	I/O port
PB1 - 0	32 - 33	I/O	I/O port
ROSC	42	I	R-osc input, connect to VDD through resistor
RESET	27	I	System reset input
AUDP	29	O	Current DAC audio output, or PWM audio output (Mask Option)
AUDN	31	O	PWM audio output
VDD	30	I	Power input
VSS	28	I	Ground input

Sunplus Confidential  
For BRARS AAB Use Only

## 5. FUNCTIONAL DESCRIPTIONS

### 5.1. ROM Area

\$0000	LCD Display RAM Area
\$002F	
\$0030	SRAM for CPU Data
\$00BF	I/O & Control Register
\$00C0	
\$00FF	Unused
\$0100	
\$01FF	SUNPLUS's Test Program
\$0200	
\$05FF	Program Bank
\$0600	
\$0FFF	Program / Data Bank 0
\$1000	
\$1FFF	Unused
\$2000	
\$2FFF	Program / Data Bank 1
\$3000	
\$3FFF	Unused
\$4000	
\$4FFF	Program / Data Bank 2
\$5000	
\$5FFF	Unused
\$6000	
\$6FFF	Program / Data Bank 3
\$7000	
\$7FFF	

Interrupt Vectors

To access ROM, users should program the BANK SELECT Register (\$D7) first and then access the bank #1, #2, or bank #3 by addressing the higher bank to fetch data.

### 5.2. System Operation Mode (R/W)

The SPL02E1 provides normal mode and standby mode for user's options.

### 5.3. Interrupt (R/W)

The SPL02E1 provides three interrupt sources

- 1). 2Hz interrupt
- 2). Sound generator
- 3). Power key

### 5.4. Low Voltage Reset (LVRST)

The SPL02E1 provides a low voltage reset function. Once LVRST function is enabled (by mask option), the entire system will enter into RESET state if and only if the power supply voltage VDD is lower than 2.2V (typical).

### 5.5. I/O Port

#### 5.5.1. IOA (R/W)

b7, 6, 5, 4 - nibble 1  
b3, 2, 1, 0 - nibble 0

#### 5.5.2. IOB (R/W)

b1, 0 - nibble 2

### 5.6. LCD Display Controller

There are total of 8 commons and 40 segments available in the SPL02E1. The 40-byte SRAM are allocated at \$00-\$2Fh for displaying LCD data.

### 5.7. Control Byte of I/O Port and LCD Duty Rate Port (W)

- 1). Set IOA, IOB as input status or output status
- 2). Set LCD duty
- 3). Set CPU clock rate: non-divided or divided-by-8

### 5.8. Tone and Noise

The SPL02E1 provides two tone-generator and one noise generator. Totally, 10 bits are used for programming the tone frequency, and two registers for controlling the amplitude of ToneA and ToneB. Two types of noise can be chosen and one register can be used to control the amplitude of noise.

### 5.9. Speech Play Control Port (W)

b0 = 0: non play mode  
1: speech play mode

### 5.10. Speech Port (R/W)

In speech play mode, once data is written to the speech port, it is pumped to speaker through D/A or PWM (mask option) converter. The bit7 is a sign bit; '0' represents positive data and '1' represents negative data. The bit0 to bit5 are magnitude bits

## 6. ELECTRICAL SPECIFICATIONS

### 6.1. Absolute Maximum Ratings

Characteristics	Symbol	Ratings
DC Supply Voltage	$V_+$	< 7.0V
Input Voltage Range	$V_{IN}$	-0.5V to $V_+ + 0.5V$
Operating Temperature	$T_A$	0°C to +60°C
Storage Temperature	$T_{STO}$	-50°C to +150°C

**Note:** Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

### 6.2. DC Characteristics (VDD = 3.0V, $T_A = 25^\circ\text{C}$ )


Characteristics	Symbol	Limit			Unit	Test condition
		Min.	Typ.	Max.		
Operating Voltage	VDD	2.4	-	3.6	V	For 2-battery application
Operating Current	$I_{OP}$	-	380	-	$\mu\text{A}$	VDD = 3.0V, $F_{CPU} = 700\text{KHz}$
Standby Current	$I_{STBY}$	-	-	1.0	$\mu\text{A}$	VDD = 3.0V
Audio output current	$I_{OH}$	-	-35	-	mA	VDD = 3.0V, $V_{OH} = 2.0V$
	$I_{OL}$	-	40	-	mA	VDD = 3.0V, $V_{OL} = 0.8V$
Input High Level	$V_{IH}$	2.0	-	-	V	VDD = 3.0V
Input Low Level	$V_{IL}$	-	-	0.8	V	VDD = 3.0V
Output High I	$I_{OH}$	-	-1.0	-	mA	VDD = 3.0V, $V_{OH} = 2.0V$
Output Sink I	$I_{OL}$	-	1.1	-	mA	VDD = 3.0V, $V_{OL} = 0.8V$

### 6.3. DC Characteristics (VDD = 4.5V, $T_A = 25^\circ\text{C}$ )


Characteristics	Symbol	Limit			Unit	Test condition
		Min.	Typ.	Max.		
Operating Voltage	VDD	3.6	-	5.5	V	For 3-battery application
Operating Current	$I_{OP}$	-	720	-	$\mu\text{A}$	VDD = 4.5V, $F_{CPU} = 700\text{KHz}$
Standby Current	$I_{STBY}$	-	-	1.0	$\mu\text{A}$	VDD = 4.5V
Audio output current	$I_{OH}$	-	-45	-	mA	VDD = 4.5V, $V_{OH} = 3.5V$
	$I_{OL}$	-	50	-	mA	VDD = 4.5V, $V_{OL} = 0.8V$
Input High Level	$V_{IH}$	2.4	-	-	V	VDD = 4.5V
Input Low Level	$V_{IL}$	-	-	0.8	V	VDD = 4.5V
Output High I	$I_{OH}$	-	-1.3	-	mA	VDD = 4.5V, $V_{OH} = 3.5V$
Output Sink I	$I_{OL}$	-	1.4	-	mA	VDD = 4.5V, $V_{OL} = 0.8V$

6.4. The Relationships between the  $R_{osc}$  and the  $F_{osc}$


6.4.1.  $V_{DD} = 3.0V, T_A = 25^\circ C$




6.5. The Relationships between the  $F_{CPU}$  and the  $I_{OP}$



6.4.2.  $V_{DD} = 4.5V, T_A = 25^\circ C$




6.6. The Relationships between the  $F_{CPU}$  and the  $V_{DD}$



Sunplus Confidential  
For BRARS AAB USE ONLY


7. APPLICATION CIRCUITS

7.1. Application Circuit





7.2. Current Mode DAC Speaker Driver



**Figure 1:** The simplest CKT uses a low impedance speaker. It has high operation current, but the cost is the cheapest.

**Figure 2:** It is the same as Figure 1 but a high impedance speaker is used.

**Figure 3:** The CKT contains a low pass filter. It is capable of providing higher speech quality, but it always takes higher operation current.


**Figure 4:** Improved version of Figure 3. The standby current can be controlled by the enable pin.

**Figure 5:** The current mirror mode. It is able to control the volume. In addition, it is more stable and has lower operation current than Figure 1-3.

**Figure 6:** High quality, low operation current CKT, but more expensive.

8. PACKAGE/PAD LOCATIONS

8.1. PAD Assignment



Chip Size: 2210 $\mu$ m x 1990 $\mu$ m

This IC substrate should be connected to VSS

- Note1:** Chip size included scribe line.
- Note2:** To ensure that the IC functions properly, please bond all of VDD and VSS pins.
- Note3:** The 0.1 $\mu$ F capacitor between VDD and VSS should be placed to IC as close as possible.

8.2. Ordering Information

Product Number	Package Type
SPL02E1-nnnnV-C	Chip form

- Note1:** Code number (nnnnV) is assigned for customer.
- Note2:** Code number (nnnn = 0000 - 9999); version (V = A - Z).

**8.3. PAD Locations**

PAD No.	PAD Name	X	Y	PAD No.	PAD Name	X	Y
1	SEG23	-963	855	33	PB0	977	-855
2	SEG24	-963	729	34	PA7	977	-729
3	SEG25	-963	610	35	PA6	977	-610
4	SEG26	-963	495	36	PA5	977	-495
5	SEG27	-963	385	37	PA4	977	-385
6	SEG28	-963	275	38	PA3	977	-275
7	SEG29	-963	165	39	PA2	977	-165
8	SEG30	-963	55	40	PA1	977	-55
9	SEG31	-963	-55	41	PA0	977	55
10	SEG32	-963	-165	42	ROSC	977	165
11	SEG33	-963	-275	43	SEG1	977	275
12	SEG34	-963	-385	44	SEG2	977	385
13	SEG35	-963	-495	45	SEG3	977	495
14	SEG36	-963	-610	46	SEG4	977	610
15	SEG37	-963	-729	47	SEG5	977	729
16	SEG38	-963	-855	48	SEG6	977	855
17	SEG39	-837	-855	49	SEG7	851	855
18	SEG40	-716	-855	50	SEG8	730	855
19	COM1	-598	-855	51	SEG9	612	855
20	COM2	-488	-855	52	SEG10	502	855
21	COM3	-378	-855	53	SEG11	392	855
22	COM4	-268	-855	54	SEG12	282	855
23	COM5	-158	-855	55	SEG13	172	855
24	COM6	-48	-855	56	SEG14	62	855
25	COM7	62	-855	57	SEG15	-48	855
26	COM8	172	-855	58	SEG16	-158	855
27	RESET	282	-855	59	SEG17	-268	855
28	VSS	392	-855	60	SEG18	-378	855
29	AUDP	502	-855	61	SEG19	-488	855
30	VDD	612	-855	62	SEG20	-598	855
31	AUDN	730	-855	63	SEG21	-716	855
32	PB1	851	-855	64	SEG22	-837	855

## 9. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Sunplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. SUNPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, SUNPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SUNPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by SUNPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

Sunplus Confidential  
For BRARSAAB Use Only

---

**10. REVISION HISTORY**

Date	Revision #	Description	Page
NOV. 08, 2002	1.0	Original	

Sunplus Confidential  
For BRARSAAB Use Only