

SPLC100B1

40-Channel SEG/COM LCD Driver

Preliminary

SEP. 21, 2007

Version 0.1

Table of Contents

	<u>PAGE</u>
1. GENERAL DESCRIPTION	3
2. FEATURES	3
3. ORDERING INFORMATION	3
4. BLOCK DIAGRAM	3
5. SIGNAL DESCRIPTIONS	4
6. FUNCTIONAL DESCRIPTIONS	6
6.1. SEGMENT DRIVER	6
6.2. COMMON DRIVER	6
6.3. BOTH CHANNEL 1 AND CHANNEL 2 USED AS COMMON DRIVERS (FCS = VSS)	7
7. ELECTRICAL SPECIFICATIONS	8
7.1. ABSOLUTE MAXIMUM RATINGS	8
7.2. DC CHARACTERISTICS	8
7.3. AC CHARACTERISTICS	8
8. APPLICATION CIRCUITS	10
8.1. SEGMENT DRIVER	10
8.2. COMMON DRIVER	10
8.3. SEGMENT / COMMON DRIVER	11
9. PACKAGE/PAD LOCATIONS	12
9.1. PAD ASSIGNMENT	12
9.2. PAD LOCATIONS	13
9.3. PIN ASSIGNMENT	14
9.4. PACKAGE INFORMATION (QFP)	15
10. LEAD FRAME PACKAGE PCB DESIGN AND MANUFACTURING GUIDELINES	16
11. DISCLAIMER	19
12. REVISION HISTORY	20

40-CHANNEL SEG/COM LCD DRIVER

1. GENERAL DESCRIPTION

The SPLC100B1 is a Liquid Crystal Display driver that contains two sets of 20-bit bi-directional shift registers, 20 data latch flip-flops and 20 Liquid Crystal Display drivers. It also features 40-channel outputs that can be applied as common or segment driver. The SPLC100B1 receives serial display data from a display control LSI, converts it into parallel data and supplies liquid crystal display waveforms to the liquid crystal.


2. FEATURES

- Liquid Crystal Display driver with serial/parallel conversion function.
- Serial transfer facilitates board design.
- Capable of interfacing to liquid crystal display controllers: HD43160AH, HD61830, HD44780, HD44790, SPLC780
- 40 internal LCD drivers.
- Internal serial/parallel conversion circuits:
 - 20-bit shift register × 2
 - 20-bit latch × 2
- Power supply:
 - Internal logic: 2.7V - 5.5V
 - Liquid crystal display driver circuit: 3.0V - 8V
- CMOS process.
- Package form: 64 QFP or bare chip available

3. ORDERING INFORMATION

Product Number	Package Type
SPLC100B1-C	Chip form
SPLC100B1-HQ041	Green Package form - QFP 64L

4. BLOCK DIAGRAM



5. SIGNAL DESCRIPTIONS

Mnemonic	PIN No.	Type	Description																	
VDD	22	I	Positive power supply voltage input																	
VSS	32	I	Ground input																	
VEE	29	I	Power supply voltage for liquid crystal display drive																	
Y1 - Y6 Y7 - Y20	28 - 23 21 - 8	O	Liquid crystal driver output (Channel 1)																	
Y21 - Y27 Y28 - Y40	7 - 1 59 - 47	O	Liquid crystal driver output (Channel 2)																	
V1, V2	41, 42	I	Power supply for liquid crystal display drive (Select level)																	
V3, V4	43, 44	I	Power supply for liquid crystal display drive (Non-select level for channel 1)																	
V5, V6	45, 46	I	Power supply for liquid crystal display drive (Non-select level for channel 2)																	
SHL1	38	I	Selection of the shift direction of channel 1 shift register <table border="1" style="margin-left: 20px;"> <tr> <td>SHL1</td> <td>DL1</td> <td>DR1</td> </tr> <tr> <td>VDD</td> <td>Out</td> <td>In</td> </tr> <tr> <td>GND</td> <td>In</td> <td>Out</td> </tr> </table>	SHL1	DL1	DR1	VDD	Out	In	GND	In	Out								
SHL1	DL1	DR1																		
VDD	Out	In																		
GND	In	Out																		
SHL2	39	I	Selection of the shift direction of channel 2 shift register <table border="1" style="margin-left: 20px;"> <tr> <td>SHL2</td> <td>DL2</td> <td>DR2</td> </tr> <tr> <td>VDD</td> <td>Out</td> <td>In</td> </tr> <tr> <td>GND</td> <td>In</td> <td>Out</td> </tr> </table>	SHL2	DL2	DR2	VDD	Out	In	GND	In	Out								
SHL2	DL2	DR2																		
VDD	Out	In																		
GND	In	Out																		
DL1, DR1	33, 34	I/O	Data Input / Output of channel 1 shift register																	
DL2, DR2	35, 36	I/O	Data Input / Output of channel 2 shift register																	
M	37	I	Alternated signal for liquid crystal driver output																	
CL1	30	I	Latch signal for channel 1 ($\overline{\downarrow}$) *1 Used for channel 2 when FCS is GND																	
CL2	31	I	Shift signal for channel 1 ($\overline{\downarrow}$) *1 Used for channel 2 when FCS is GND																	
FCS	40	I	Mode select signal of channel 2. FCS signal exchanges the latch signal and the shift of channel 2 and inverts M for channel 2. Thus, this signal exchanges the function of channel 2. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th rowspan="2">FCS Level</th> <th colspan="2">Channel 2</th> <th rowspan="2">M Polarity</th> <th rowspan="2">Function</th> </tr> <tr> <th>Latch signal</th> <th>Shift signal</th> </tr> </thead> <tbody> <tr> <td>VDD</td> <td>CL2 $\overline{\uparrow}$</td> <td>CL1 $\overline{\uparrow}$</td> <td>M</td> <td>For common drive</td> </tr> <tr> <td>GND</td> <td>CL1 $\overline{\downarrow}$</td> <td>CL2 $\overline{\downarrow}$</td> <td>M</td> <td>For segment drive</td> </tr> </tbody> </table>	FCS Level	Channel 2		M Polarity	Function	Latch signal	Shift signal	VDD	CL2 $\overline{\uparrow}$	CL1 $\overline{\uparrow}$	M	For common drive	GND	CL1 $\overline{\downarrow}$	CL2 $\overline{\downarrow}$	M	For segment drive
FCS Level	Channel 2		M Polarity		Function															
	Latch signal	Shift signal																		
VDD	CL2 $\overline{\uparrow}$	CL1 $\overline{\uparrow}$	M	For common drive																
GND	CL1 $\overline{\downarrow}$	CL2 $\overline{\downarrow}$	M	For segment drive																

Note: *1. $\overline{\uparrow}$ and $\overline{\downarrow}$ indicate the latches at rise and fall times, respectively.

Note: *2. The output level relationship between channel 1 and channel 2 based on the FCS signal level as follows:

FCS	Data	M	Output Level	
			Channel 1(Y1 - Y20)	Channel 2(Y21 - Y40)
VDD (H)	H (Select)	H	V1	V2
		L	V2	V1
	L (Non-select)	H	V3	V6
		L	V4	V5
GND (L)	H (Select)	H	V1	V1
		L	V2	V2
	L (Non-select)	H	V3	V5
		L	V4	V6


ORISE Tech Confidential
For THREEMEN Use Only

6. FUNCTIONAL DESCRIPTIONS

6.1. Segment Driver

When SPLC100B1 is used as a segment driver, FCS is connected to VSS. In this case, both channel 1 and channel 2 shift data at the falling edge of CL2 and latch it at the falling edge of CL1. V3

and V5, V4 and V6 of the liquid crystal display driver power supply are short-circuited, respectively.




Segment data waveforms (A type waveforms, 1/8 duty cycle)

6.2. Common Driver

In this case, channel 1 is used as a segment driver and channel 2 as common driver. When channel 2 of SPLC100B1 is used as common driver, FCS is connected to VDD. In this case, channel

2 shifts data at the rising edge of CL1 and latches it at the rising edge of CL2.



Common data waveforms (A type waveforms of channel 2, 1/8 duty cycle)


6.3. Both Channel 1 and Channel 2 Used as Common Drivers (FCS = VSS)

6.3.1. Common drivers (FCS = VSS)

When both of channel 1 and channel 2 are used common drives, FCS is connected to VSS and the signals (CL1, CL2, FLM) from the controller are connected as following.

In this case, connection of the Liquid Crystal Display driver power supply is different from that of segment driver,

- 1). V1, V2: Select level of segment and common
- 2). V3, V4: Non-select level of segment
- 3). V5, V6: Non-select level of common



7. ELECTRICAL SPECIFICATIONS

7.1. Absolute Maximum Ratings

Characteristics	Symbol	Ratings
Operating Voltage	VDD *1	-0.3V to + 7.0V
LCD Driver Supply Voltage	VEE *2	VDD – 10.0V to VDD+ 0.3V
Input Voltage 1	V _{IN1}	-0.3V to VDD + 0.3V
Input Voltage 2 (V1 - V6)	V _{IN2}	VDD + 0.3V to VEE -0.3V
Operating Temperature	T _{OPR}	-20°C to + 75°C
Storage Temperature	T _{STG}	-55°C to + 125°C

Note1: It will cause damage to IC if the supply voltage is greater than above.

Note2: Connect a protection resistor of 220Ω±5% to VEE.

Note3: Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.


7.2. DC Characteristics

(VDD = 2.7V - 5.5V, VDD - VEE = 3.0V - 8.0V, VSS = 0V, T_A = +25°C)

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Test Condition
Input Voltage (CL1, CL2, DL1, DL2, DR1, DR2, M, SHL1, SHL2, FCS)	V _{IH}	0.7VDD	-	VDD	V	
	V _{IL}	0	-	0.3VDD	V	
Output Voltage (DL1, DL2, DR1, DR2)	V _{OH}	VDD-0.4	-	-	V	I _{OH} = -0.1mA
	V _{OL}	-	-	0.4	V	I _{OL} = +0.1mA
LCD Driver Voltage	V _{LCD}	3.0	-	11	V	VDD - V5
Vi-Yj Voltage Descending V(V1 - V6)-Y(Y1 - Y40)	V _{D1}	-	-	1.1	V	I _{ON} = 0.1mA for one of Yj
	V _{D2}	-	-	1.5	V	I _{ON} = 0.05mA for each Yj
Input Leakage Current (CL1, CL2, DL1, DL2, DR1, DR2, M, SHL1, SHL2, FCS)	I _{IL}	-5.0	-	5.0	μA	V _{IN} = 0 to VDD
Vi Leakage Current V1 - V6	I _{VL}	-10	-	10	μA	V _{IN} = VDD - VEE (Output Y1 - Y40: floating)
Power Supply Current	I _{CC}	-	-	1.0	mA	F _{CL2} = 400KHz
	I _{EE}	-	-	10	μA	F _{CL1} = 1.0KHz


7.3. AC Characteristics

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Test Condition	
Data Shift Frequency (CL2)	F _{CL}	-	-	400	KHz		
Clock Width	High Level (CL1, CL2)	t _{CWH}	800	-	-	ns	
	Low Level (CL2)	t _{CWL}	800	-	-	ns	
Data Set-up Time (DL1, DL2, DR1, DR2, FLM)	t _{SU}	300	-	-	ns		
Clock Set-up Time (CL1, CL2)	t _{SL}	500	-	-	ns	(CL2→CL1)	
Clock Set-up Time (CL1, CL2)	t _{LS}	500	-	-	ns	(CL1→CL2)	
Date Delay Time (DL1, DL2, DR1, DR2)	t _{PD}	-	-	500	ns	CL = 15pF	
Clock Rise/Fall Time (CL1, CL2)	t _{CT}	-	-	200	ns		
Date Hold Time (DL1, DL2, DR1, DR2, FLM)	t _{DH}	300	-	-	ns		




8. APPLICATION CIRCUITS


8.1. Segment Driver



8.2. Common Driver




8.3. Segment / Common Driver



9. PACKAGE/PAD LOCATIONS

9.1. PAD Assignment



Chip Size: 1816 μ m x 2026 μ m

PAD Size: 86 μ m X 86 μ m

This IC substrate should be connected to VDD

Note1: Chip size included scribe line.


Note2: The 0.1 μ F capacitor between VDD and VSS should be placed to IC as close as possible.

9.2. PAD Locations

PAD No.	PAD Name	X	Y	PAD No.	Pad Name	X	Y
1	Y27	-744	730	31	CL2	746	-620
2	Y26	-744	620	32	VSS	746	-510
3	Y25	-744	510	33	DL1	746	-405
4	Y24	-744	405	34	DR1	746	-300
5	Y23	-744	300	35	DL2	746	-200
6	Y22	-744	200	36	DR2	746	-100
7	Y21	-744	100	37	M	746	0
8	Y20	-744	0	38	SHL1	746	100
9	Y19	-744	-100	39	SHL2	746	200
10	Y18	-744	-200	40	FCS	746	300
11	Y17	-744	-300	41	V1	746	405
12	Y16	-744	-405	42	V2	746	510
13	Y15	-744	-510	43	V3	746	620
14	Y14	-744	-620	44	V4	746	730
15	Y13	-744	-730	45	V5	746	850
16	Y12	-744	-850	46	V6	626	850
17	Y9	-624	-850	47	Y40	516	850
18	Y10	-514	-850	48	Y39	406	850
19	Y11	-404	-850	49	Y38	301	850
20	Y8	-299	-850	50	Y37	201	850
21	Y7	-199	-850	51	Y36	101	850
22	VDD	-99	-850	52	Y35	1	850
23	Y6	1	-850	53	Y30	-99	850
24	Y5	101	-850	54	Y31	-199	850
25	Y4	201	-850	55	Y32	-299	850
26	Y3	306	-850	56	Y33	-404	850
27	Y2	416	-850	57	Y34	-514	850
28	Y1	526	-850	58	Y29	-624	850
29	VEE	646	-870	59	Y28	-744	850
30	CL1	746	-730				

9.3. PIN Assignment


QFP 64L Top View



9.4. Package Information (QFP)

QFP 64L Outline Dimensions

Unit: Millimeter



Symbol	Min.	Nom.	Max.	Unit
D		23.20 REF		Millimeter
D1		20.00 REF		Millimeter
E		17.20 REF		Millimeter
E1		14.00 REF		Millimeter
e		1.00 REF		Millimeter
b	0.35	0.40	0.50	Millimeter
A	-	-	3.40	Millimeter
A1	0.25	-	-	Millimeter
A2	2.50	2.72	2.90	Millimeter
c	0.11	0.15	0.23	Millimeter
L1		1.60 REF		Millimeter

10. LEAD FRAME PACKAGE PCB DESIGN AND MANUFACTURING GUIDELINES

10.1. Purpose

The purpose of this specification is to identify plastic surface mount devices (SMDs) those are sensitive to moisture-induced stress, so that they can be properly design PCB and assembly packaged, stored and handled to avoid subsequent mechanical damage during the assembly solder reflow attachment and /or repair operation.

10.2. Scope

10.2.1. PCB layout guideline

10.2.2. PCB process

10.2.3. Storage Condition and Period for Package

10.2.4. Recommended SMT Temperature Profile

10.3. Noun definition

10.3.1. NSMD: Non Solder Mask Defined

10.3.2. SMD: Solder Mask Defined

10.3.3. CSP: Chip scale Package

10.3.4. PCB :Printed Circuit Board

10.4. Responsibility unity:

ORISE Quality Assurance unity

10.5. Contents

10.5.1. Applicable documents

IPC-SM-782: Surface Mount Design & Land Pattern Standard

IPC-7351 Generic Requirements for Surface Mount Design and Land Pattern Standard.

IPC-7525: Stencil Design Guidelines

J-STD-020: IPC/JEDEC Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Device

IPC JEDEC: J-STD-033A Standard for Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices

IPC-HDBK-001: Handbook & Guide to the Requirements of Soldered Electronic Assemblies with Amendment 1

IPC -6016: Qualification & Performance Specification for High Density Interconnect (HDI) Layers or Boards

IPC-STD-003: Solderability Tests for Printed Boards

JESD22-B111: Board Level Drop Test of Components for Handheld Electronic Products

JESD22-B110: Subassembly Mechanical Shock

IPC-A-610: Acceptability of Electronic Assemblies

10.5.2. PCB layout guideline

PCB designer comply with IPC-SM-782 and IPC-7095 requirements is recommended

10.5.3. PCB process

10.5.3.1. Board material

The Glass transition temperature (Tg) of Board material greater than 170 degree C is recommended for Pb-free and Green package.

10.5.3.2. Surface Finishes

In order to achieve high assembly yields, use of a surface finish that is planar

And has good solderability performance is important. Below methods are all known to provide an acceptable land pad surface.

*OSP (Organic Solderability Preservative)

*Nihau (Electroplated nickel /gold)

- *Immersion Ag
- *Immersion Sn
- 10.5.3.3. Solder Paste: No clean flux is recommended.
- 10.5.3.4. Stencil Design Guidelines: Refer to IPC-7525 Stencil Design Guidelines process
- 10.5.3.5. Reflow Oven: Forced convection reflow with nitrogen is recommended for Pb-free and Green package..
- 10.5.3.6. Reflow profile: Using more than 8 zone oven is recommended for Pb-free and Green pack age.
- 10.5.3.7. To use IPC-A-610 is recommended for soldered electrical and electronic assemblies.

10.5.4. Storage condition and period for package

Orise technology evaluates all plastic surface mount devices (SMDs) to ICP/JEDEC J-STD-020A, moisture/reflow sensitivity classification for non-hermetic solid state surface mount devices, or refers to IPC JEDEC J-STD-033A Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices

- 10.5.4.1. The primary facts for the package storage include oxidation, static, and therefore, the following rules are recommended to be applied for the storage.
- 10.5.4.2. The storage temperature should be $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, and the humidity should be in the range of $50\% \pm 10\%$ R.H. after opening the dry pack.
After the dry bag is opened, devices that will be subjected to infrared reflow, vapor-phase reflow, or equivalent processing.
- 10.5.4.3. Must be:
 - a. Mounted within 168 hours(Level 3) and 72 hours(Level 4) at factory conditions of $\leq 30^{\circ}\text{C}/ 60\%$ R.H. or
 - b. Stored at $\leq 20\%$ R.H.
- 10.5.4.4. Devices require baking, before mounting, if:
 - a. Humidity Indicator Card shown warning message when read at $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, or
 - b. 10.5.4.3 is not met.
- 10.5.4.5. If baking is required. Devices may be baking for:
 - a. 192 hour at $40^{\circ}\text{C} \pm 5^{\circ}\text{C}/ -0^{\circ}\text{C}$ and $< 5\%$ R.H. for low temperature device containers, or
 - b. 24 hours at $125 \pm 5^{\circ}\text{C}$ for high temperature device containers
- 10.5.4.6. The storage condition should be consistent with the operation condition to prevent dewing phenomena.
- 10.5.4.7. The storage location should be kept away from water and smoke; an isolated area with positive pressure control is preferred.
- 10.5.4.8. For a long-term storage, it is recommended to keep in a container with Nitrogen in it.
- 10.5.4.9. Avoid heavy objects stacked on the pack.
- 10.5.4.10. Avoid the static damage; use an anti-static bag for the package.


10.5.5. The classification of moisture sensitivity for Orise's product packages are shown in the following

(1) For Lead Free / Green Packages

Package	Moisture sensitivity level	Max. Reflow temperature	Floor life storage condition	Dry pack
QFP	LEVEL 3	255 +5/-0°C	168Hrs @ $\leq 30^{\circ}\text{C}/ 60\%$ R.H.	Yes

10.5.6. Recommended SMT Temperature Profile

This "Recommended" temperature profile is a rough guideline for SMT process reference. Most of ORISE leadframe base product choice Matte Tin and Sn/Bi for plating recipe. For PPF (Pre-Plated Frame) product with 63/37 solder paste, we recommend 240°C~245°C for peak temperature.



10.6. References

IPC:

<http://www.ipc.org>

*NEMI (National Electronics Manufacturing Initiative)

<http://www.nemi.org>

*HDPU (High Density Package Users Group)

<http://www.hdpug.org>

*JEDEC (Joint Electronic Device Engineering Council)

<http://www.jedec.org>

*JEITA (Japan Electronic Industry Association)

<http://www.jeita.org>

11. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by ORISE Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. ORISE Technology makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, ORISE Technology MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. ORISE Technology reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by ORISE Technology for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

ORISE Tech Confidential
For THREEMEN Use Only

12. REVISION HISTORY

Date	Revision #	Description	Page
SEP. 21, 2007	0.1	Original	20

ORISE Tech Confidential
For THREEMEN Use Only