

SPLC562C

240 COM/SEG Driver for STN LCD

SEP. 17, 2004

Version 1.2

Table of Contents

	<u>PAGE</u>
1. GENERAL DESCRIPTION	3
2. FEATURES	3
3. BLOCK DIAGRAM	3
3.1. BLOCK FUNCTION	4
3.2. INPUT/OUTPUT CIRCUITS	4
4. SIGNAL DESCRIPTIONS	6
4.1. PIN CONNECTION	6
5. FUNCTIONAL DESCRIPTIONS	7
5.1. PIN FUNCTIONS	7
5.2. FUNCTION OPERATIONS	10
5.3. RELATIONSHIP BETWEEN THE DISPLAY DATA AND DRIVER OUTPUT PINS	10
5.4. PRECAUTIONS	16
6. ELECTRICAL SPECIFICATIONS	17
6.1. ABSOLUTE MAXIMUM RATINGS	17
6.2. RECOMMENDED OPERATING CONDITIONS	17
6.3. DC CHARACTERISTICS	17
6.4. AC CHARACTERISTICS	18
7. APPLICATION CIRCUIT	23
8. PACKAGE/PAD LOCATIONS	24
8.1. PAD ASSIGNMENT AND LOCATIONS	24
8.2. ORDERING INFORMATION	24
9. DISCLAIMER	25
10. REVISION HISTORY	26

Sunplus Confidential
For PARTMINER Use Only

240 COM/SEG DRIVER FOR STN LCD

1. GENERAL DESCRIPTION

The SPLC562C is a 240-output segment/common driver IC suitable for driving large/medium scale dot matrix LCD panels, and is used in personal computers/work-stations. Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LCD module. The SPLC562C is good both as a segment driver and a common driver, and it can create a low power consuming, high-resolution LCD.

2. FEATURES

■ Both Segment Mode and Common Mode

- Number of LCD drive outputs: 240
- Supply voltage for LCD drive: +15V to +30V
- Supply voltage for the logic system: +2.5V to +5.5V
- Low power consumption
- Low output impedance
- CMOS silicon gate process (P-type silicon substrate)
- Package: 278-pin TCP (Tape Carrier Package) & Au bump chip

■ Segment Mode

- Shift clock frequency:
 - 1). 20MHz (Max.) (VDD = +5.0V ± 10%)
 - 2). 15MHz (Max.) (VDD = +3.0V to +4.5V)
 - 3). 12MHz (Max.) (VDD = +2.5V to +3.0V)
- Adopts a data bus system
- 4-bit / 8-bit parallel input modes are selectable with a mode (MD) pin
- Automatic transfer function of an enable signal
- Automatic counting function which, in the chip select mode, causes the internal clock to be stopped by automatically counting 240 bit of input data
- Line latch circuits are reset when DISPOFF active


■ Common Mode

- Built-in 240 bits bi-directional shift register (divisible into 120-bits X 2)
- Shift clock frequency: 4.0MHz (Max.) (VDD = +2.5V to +5.5V)
- Available in a single mode(240 bits shift register) or in a dual mode (120 bits shift register x 2)
- 1). $Y_1 \rightarrow Y_{240}$ Single mode
- 2). $Y_{240} \rightarrow Y_1$ Single mode
- 3). $Y_1 \rightarrow Y_{120}, Y_{121} \rightarrow Y_{240}$ Dual mode
- 4). $Y_{240} \rightarrow Y_{121}, Y_{120} \rightarrow Y_1$ Dual mode

The above 4 shift directions are pin-selectable

Shift register circuit reset function when DISPOFF active

3. BLOCK DIAGRAM



Remark: The TCP's external shape is customized. To order your TCP's external shape, please contact SUNPLUS salesperson.

3.1. Block Function

3.1.1. Active control

In case of segment mode, controls the selection or non-selection of the chip. Following a LP signal, and after the chip select signal is input, a select signal is generated internally until 240 bits of data have been read in. Once data input has been completed, a select signal for cascade connection is output, and the chip is non-selected. In case of common mode, controls the input/output data of bidirectional pins.

3.1.2. SP Conversion & Data Control

In case of segment mode, keep input data which are 2 clocks of XCK at 4-bit parallel mode into latch circuit, or keep input data which are 1 clock of XCK at 8-bits parallel mode into latch circuit, after that they are put on the internal data bus 8 bits at a time.

3.1.3. Data latch control

In case of segment mode, selects the state of the data latch which reads in the data bus signals. The shift direction is controlled by the control logic, for every 16 bits of data read in, the selection signal shifts one bit based on the state of the control circuit.

3.1.4. Control logic

Controls the operation of each block. In case of segment mode, when a LP signal has been input, all blocks are reset and the control logic waits for the selection signal output from the active control block. Once the selection signal has been output, operation of the data latch and data transmission are controlled, 240 bits of data are read in, and the chip is non-selected. In case of common mode, controls the direction of data shift.

3.1.5. Data latch

In case of segment mode, latches the data on the data bus. The latched state of each LCD driver output pin is controlled by the control logic and the data latch control, 240 bits of data are read in 30 sets of 8 bits.

3.1.6. Test circuit

The circuit is for the test. During normal operation, it doesn't act.

3.1.7. Line latch/shift register

In case of segment mode, all 240 bits which have been read into the data latch are simultaneously latched on the falling edge of the LP signal, and output to the level shifter block. In case of common mode, shifts data from the data input pin on the falling edge of the LP signal.

3.1.8. Level shifter

The logic voltage signal is level-shifted to the LCD driver voltage level, and output to the driver block.

3.1.9. 4-level driver

Drives the LCD driver output pins from the line latch/shift register data, selecting one of 4 levels (V_0 , V_{12} , V_{43} , V_5) based on the S/C, FR and DISPOFF signals.

3.2. Input/Output Circuits








Figure1: Input Circuit (1)


Figure2: Input Circuit (2)

Figure3: Input/Output Circuit

Figure4: LCD Drive Output Circuit

4. SIGNAL DESCRIPTIONS

Mnemonic	PIN No.	Type	Description
Y ₂₄₀₋₁	-	O	LCD driver output
V _{0L} V _{0R}	#32, #33 #2, #3	-	Power supply for LCD driver
V _{12L} , V _{12R}	#31, #4	-	Power supply for LCD driver
V _{43L} , V _{43R}	#30, #5	-	Power supply for LCD driver
V _{5L} , V _{5R}	#29, #6	-	Power supply for LCD driver
L/R	#11	I	Input for selecting the reading direction of display data at segment mode/Input for selecting the shift direction of shift register at common mode
VDD	#27	-	Power supply for logic system (+2.5V to +5.5V)
S/C	#26	I	Segment mode/common mode selection
EIO ₁ EIO ₂	#13 #25	I/O	Input/output for chip selection at segment mode/Shift clock input/output for shift register at common mode
DI ₆₋₀	#18 - #24	I	Display data input for segment mode
DI7	#17	I	Display data input for segment mode/Dual mode data input at common mode
XCK	#16	I	Clock input for taking display data at segment mode
DISPOFF	#15	I	Control input for output of non-select level
LP	#14	I	Latch pulse input for display data at segment mode/Shift clock input for shift register at common mode
FR	#12	I	AC-converting signal input for LCD driver waveform
MD	#10	I	Mode selection input
VSS	#8	-	Ground (0V)

4.1. PIN Connection


Note: Doesn't prescribe TCP outline.

5. FUNCATIONAL DESCRIPTIONS

5.1. PIN Functions

5.1.1. Segment mode

Mnemonic	Description
VDD	Logic system power supply pin connects to +2.5V to +5.5V
VSS	Ground pin connects to 0V
V _{0R} , V _{0L} , V _{12R} , V _{12L} , V _{43R} , V _{43L} , V _{5L} , V _{5R}	<p>Bias Power supply pin for LCD driver voltage</p> <ol style="list-style-type: none"> Normally, the bias voltage used is set by a resistor divider. Ensure that voltage are set such that $V_{SS} < V_{43} < V_{12} < V_0$. V_{iL} and V_{iR} ($i = 0, 12, 43, 5$) must connect to an external power supply, and supply regular voltage which is assigned by specification for each power pin. In COG applications, even though VSS and V₅ have the same voltage level, the ITO layout of VSS and V₅ should not be shorted directly on the panel. That is, VSS and V₅ should have individual path and connect-pin.
DI ₇₋₀	<p>Input pins for display data</p> <ol style="list-style-type: none"> In 4-bit parallel input mode, input data into the 4 pins, DI₃ - DI₀. Connect DI₇₋₄ to VSS or VDD. In 8-bit parallel input mode, input data into the 8 pins, DI₇-DI₀. Refer to "5.3 Relationship between the Display Data and Driver Output PINs" in Functional Operations.
XCK	<p>Clock input pin for taking display data</p> <ol style="list-style-type: none"> Data is read at the falling edge of the clock pulse.
LP	<p>Latch pulse input pin for display data</p> <ol style="list-style-type: none"> Data is latched at the falling edge of the clock pulse.
L/R	<p>Input pin for selecting the reading direction of display data</p> <ol style="list-style-type: none"> When set to VSS level "L", data is read sequentially from Y₂₄₀ to Y₁. When set to VDD level "H", data is read sequentially from Y₁ to Y₂₄₀. Refer to "5.3 Relationship between the Display Data and Driver Output PINs" in Functional Operations.
DISPOFF	<p>Control input pin for output non-select level</p> <ol style="list-style-type: none"> The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. When set to VSS level "L", the LCD drive output pins (Y₂₄₀₋₁) are set to level V₅. While set to "L", the contents of the line latch are reset, but the display data are read in the data latch regardless of the condition of DISPOFF. When the DISPOFF function is canceled, the driver outputs non-select level (V₁₂ or V₄₃), then outputs the contents of the data latch at the next falling edge of the LP. At that time, if DISPOFF removal time does not correspond to what is shown in AC characteristics, it can not output the reading data correctly. Table of truth values is shown in "5.2.1 Truth table" in Function Operations.
S/C	<p>Segment mode/common mode selection pin</p> <ol style="list-style-type: none"> When set to VDD level "H", segment mode is set.
FR	<p>AC signal input pin for LCD driving waveform</p> <ol style="list-style-type: none"> The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls LCD drive circuit. Normally, inputs a frame inversion signal. The LCD driver output pin's output voltage level can be set using the line latch output signal and the FR signal. Table of truth values is shown in "5.2.1 Truth table" in Function Operations.

Mnemonic	Description
MD	Mode selection pin 1). When set to VSS level "L", 8-bit parallel input mode is set. 2). When set to VDD level "H", 4-bit parallel input mode is set. 3). Refer to " 5.3 Relationship between the Display Data and Driver Output PINs " in Functional Operations.
EIO ₁ , EIO ₂	Input/output pins for chip selection 1). When L/R input is at VSS Level "L", EIO ₁ is set for output and EIO ₂ is set for input. 2). When L/R input is at VDD Level "H", EIO ₁ is set for input and EIO ₂ is set for output. 3). During output, set to "H" while LP XCK is "H" and after 240 bits of data have been read, set to "L" for one cycle (from falling edge to falling edge of XCK), after which it returns to "H". 4). During input, the chip is selected while EI is set to "L" after the LP signal is input, The chip is non-selected after 240 bits of data have been read.
Y ₂₄₀₋₁	LCD driver output pins 1). Corresponding directly to each bit of the shift register, one level (V ₀ , V ₁₂ , V ₄₃ , or V ₅) is selected and output. 2). Table of truth values is shown in " 5.2.1 Truth table " in Function Operations.

5.1.2. Common mode

Mnemonic	Description
VDD	Logic system power supply pin connects to +2.5V to +5.5V.
VSS	Ground pin connects to 0V
V _{0R} , V _{0L} , V _{12R} , V _{12L} , V _{43R} , V _{43L} , V _{5L} , V _{5R}	Bias Power supply pin for LCD driver voltage 1). Normally, the bias voltage used is set by a resistor divider. 2). Ensure that voltage are set such that VSS V ₅ < V ₄₃ < V ₁₂ < V ₀ . 3). V _L and V _{IR} (I=0, 12, 43, 5) must connect to an external power supply, and supply regular voltage which is assigned by specification for each power pin.
LP	Shift clock pulse input pin for bi-directional shift register 1). Data is shifted at the falling edge of the clock pulse.
EIO ₁	Shift data input/output pin for bi-directional shift register 1). Output pin when L/R is at VSS level "L", input pin when L/R is at VDD level "H". 2). When L/R = H, EIO ₁ is used as input pin, it will be pull-down. 3). When L/R = L, EIO ₁ is used as output pin, it won't be pull-down. 4). Refer to " 5.3 Relationship between the Display Data and Driver Output PINs " in Functional Operations.
L/R	Input pin for selecting the shift direction of bi-directional shift register 1). Data is shifted from Y ₂₄₀ to Y ₁ when set to VSS to level "L", and data is shifted from Y ₁ to Y ₂₄₀ when set to VDD level "H". 2). Refer to " 5.3 Relationship between the Display Data and Driver Output PINs " in Functional Operations.
EIO ₂	Shift data input/output pin for bi-directional shift register 1). Input pin when L/R is at VSS level "L", output pin when L/R is at VDD level "H". 2). When L/R = L, EIO ₂ is used as input pin, it will be pull-down. 3). When L/R = H, EIO ₂ is used as output pin, it won't be pull-down. 4). Refer to " 5.3 Relationship between the Display Data and Driver Output PINs " in Functional Operations.
S/C	Segment mode / common mode selection pin 1). When set to VSS level "L", common mode is set.

Mnemonic	Description
FR	<p>AC signal input for LCD driving waveform</p> <ol style="list-style-type: none"> 1). The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls LCD drive circuit. 2). Normally, input a frame inversion signal. 3). The LCD driver output pin's output voltage level can be set using the shift register output signal and the FR signal. 4). Table of truth values is shown in "5.2.1 Truth table" in Functional Operations.
DISPOFF	<p>Control input pin for output non-select level</p> <ol style="list-style-type: none"> 1). The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls LCD drive circuit. 2). When set to VSS level "L", the LCD drive output pins (Y_{240-1}) are set to level V_5. 3). While set to "L", the contents of the shift register are reset not reading data. When the DISPOFF function is canceled, the driver outputs non-select level (V_{12} or V_{43}), and the shift data is reading at the falling edge of the LP. At that time, if DISPOFF removal time does not correspond to what is shown in AC characteristics, the shift data is not reading correctly. 4). Table of truth values is shown in "5.2.1 Truth table" in Functional Operations.
MD	<p>Mode selection pin</p> <ol style="list-style-type: none"> 1). When set to VSS level "L", single mode operation is selected, when set to VDD level "H", dual mode operation is selected. 2). Refer to "5.3 Relationship between the Display Data and Driver Output PINS" in Functional Operations.
DI_{6-0}	<p>Not used</p> <ol style="list-style-type: none"> 1). Connect DI_{6-0} to VSS or VDD, avoiding floating.
XCK	<p>Not used</p> <ol style="list-style-type: none"> 1). XCK is pull-down in common mode, so connect to VSS or open.
DI_7	<p>Dual mode data input pin</p> <ol style="list-style-type: none"> 1). According to the data shift direction of the data shift register, data can be input starting from the 121st bit. When the chip is used as dual mode, DI_7 will be pull-down. When the chip is used as single mode, DI_7 won't be pull-down. 2). Refer to "5.3 Relationship between the Display Data and Driver Output PINS" in Functional Operations.
Y_{240-1}	<p>LCD driver output pins</p> <ol style="list-style-type: none"> 1). Corresponding directly to each bit of the shift register, one level (V_0, V_{12}, V_{43}, or V_5) is selected and output. 2). Table of truth values is shown in "5.2.1 Truth table" in Functional Operations.

5.2. Function Operations
5.2.1. Truth table
5.2.1.1. Segment mode

FR	Latch data	DISPOFF	Driver output voltage level (Y _{240 - 1})
L	L	H	V ₄₃
L	H	H	V ₅
H	L	H	V ₁₂
H	H	H	V ₀
X	X	L	V ₅

5.2.1.2. Common mode

FR	Latch data	DISPOFF	Driver output voltage level (Y _{240 - 1})
L	L	H	V ₄₃
L	H	H	V ₀
H	L	H	V ₁₂
H	H	H	V ₅
X	X	L	V ₅

Note1: VSS V₅ < V₄₃ < V₁₂ < V₀, L: VSS (0V), H: VDD (+2.5V to +5.5V), X: Don't care

Note2: "Don't care" should be fixed to "H" or "L", avoiding floating.
There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver.
Supply regular voltage which is assigned by specification for each power pin.

5.3. Relationship between the Display Data and Driver Output PINs
5.3.1. Segment mode
5.3.1.1. 4-bit parallel mode

MD	L/R	EIO ₁	EIO ₂	Data Input	Figure of clock						
					60 Clock	59 Clock	58 Clock	..	3 Clock	2 Clock	1 Clock
H	L	Output	Input	DI ₀	Y ₁	Y ₅	Y ₉	..	Y ₂₂₉	Y ₂₃₃	Y ₂₃₇
				DI ₁	Y ₂	Y ₆	Y ₁₀	..	Y ₂₃₀	Y ₂₃₄	Y ₂₃₈
				DI ₂	Y ₃	Y ₇	Y ₁₁	..	Y ₂₃₁	Y ₂₃₅	Y ₂₃₉
				DI ₃	Y ₄	Y ₈	Y ₁₂	..	Y ₂₃₂	Y ₂₃₆	Y ₂₄₀
H	H	Input	Output	DI ₀	Y ₂₄₀	Y ₂₃₆	Y ₂₃₂	..	Y ₁₂	Y ₈	Y ₄
				DI ₁	Y ₂₃₉	Y ₂₃₅	Y ₂₃₁	..	Y ₁₁	Y ₇	Y ₃
				DI ₂	Y ₂₃₈	Y ₂₃₄	Y ₂₃₀	..	Y ₁₀	Y ₆	Y ₂
				DI ₃	Y ₂₃₇	Y ₂₃₃	Y ₂₂₉	..	Y ₉	Y ₅	Y ₁

5.3.1.2. 8-bit parallel mode



MD	L/R	EIO ₁	EIO ₂	Data Input	Figure of clock						
					30 Clock	29 Clock	28 Clock	..	3 Clock	2 Clock	1 Clock
L	L	Output	Input	DI ₀	Y ₁	Y ₉	Y ₁₇	..	Y ₂₁₇	Y ₂₂₅	Y ₂₃₃
				DI ₁	Y ₂	Y ₁₀	Y ₁₈	..	Y ₂₁₈	Y ₂₂₆	Y ₂₃₄
				DI ₂	Y ₃	Y ₁₁	Y ₁₉	..	Y ₂₁₉	Y ₂₂₇	Y ₂₃₅
				DI ₃	Y ₄	Y ₁₂	Y ₂₀	..	Y ₂₂₀	Y ₂₂₈	Y ₂₃₆
				DI ₄	Y ₅	Y ₁₃	Y ₂₁	..	Y ₂₂₁	Y ₂₂₉	Y ₂₃₇
				DI ₅	Y ₆	Y ₁₄	Y ₂₂	..	Y ₂₂₂	Y ₂₃₀	Y ₂₃₈
				DI ₆	Y ₇	Y ₁₅	Y ₂₃	..	Y ₂₂₃	Y ₂₃₁	Y ₂₃₉
				DI ₇	Y ₈	Y ₁₆	Y ₂₄	..	Y ₂₂₄	Y ₂₃₂	Y ₂₄₀
L	H	Input	Output	DI ₀	Y ₂₄₀	Y ₂₃₂	Y ₂₂₄	..	Y ₂₄	Y ₁₆	Y ₈
				DI ₁	Y ₂₃₉	Y ₂₃₁	Y ₂₂₃	..	Y ₂₃	Y ₁₅	Y ₇
				DI ₂	Y ₂₃₈	Y ₂₃₀	Y ₂₂₂	..	Y ₂₂	Y ₁₄	Y ₆
				DI ₃	Y ₂₃₇	Y ₂₂₉	Y ₂₂₁	..	Y ₂₁	Y ₁₃	Y ₅
				DI ₄	Y ₂₃₆	Y ₂₂₈	Y ₂₂₀	..	Y ₂₀	Y ₁₂	Y ₄
				DI ₅	Y ₂₃₅	Y ₂₂₇	Y ₂₁₉	..	Y ₁₉	Y ₁₁	Y ₃
				DI ₆	Y ₂₃₄	Y ₂₂₆	Y ₂₁₈	..	Y ₁₈	Y ₁₀	Y ₂
				DI ₇	Y ₂₃₃	Y ₂₂₅	Y ₂₁₇	..	Y ₁₇	Y ₉	Y ₁


5.3.2. Common mode



MD	L/R	Data transfer direction	EIO ₁	EIO ₂	DI ₇
L (Single)	L(shift to left)	Y ₂₄₀ -> Y ₁	Output	Input	X
	H(shift to right)	Y ₁ -> Y ₂₄₀	Input	Output	X
H (Dual)	L(shift to left)	Y ₂₄₀ -> Y ₁₂₁ Y ₁₂₀ -> Y ₁	Output	Input	Input
	H(shift to right)	Y ₁ -> Y ₁₂₀ Y ₁₂₁ -> Y ₂₄₀	Input	Output	Input



Note1: L: VSS (0V), H: VDD (+2.5V to +5.5V), X: Don't care

Note2: "Don't care" should be fixed to "H" or "L", avoiding floating.

5.3.3. Connection examples of plural segment drivers


5.3.4. Timing chart of 4-device cascade connection of segment drivers


5.3.5. Connection examples for plural common drivers


3). Dual MODE (L/R = "L")

4). Dual MODE (L/R = "H")


5.4. Precautions
5.4.1. Precaution when connecting or disconnecting the power


This LSI has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if a voltage is supplied to the LCD driver power supply while the logic system power supply is floating.

The detail is as follows.

- 1). When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD driver power.
- 2). We recommend you connecting the serial resistor (50~100) or fuse to the LCD drive power V_0 of the system as a current limited. And set up a suitable value of the resistor in consideration of LCD display grade.

And when connecting the logic power supply, the logic condition of this LSI inside is insecurity. Therefore connect the LCD driver power supply after resetting logic condition of this LSI inside on DISPOFF function. After that, cancel the DISPOFF function after the LCD driver power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level V_5 on DISPOFF function. After that, disconnect the logic system power after disconnecting the LCD drive power.

When connecting the power supply, follow the recommended sequence shown here.



6. ELECTRICAL SPECIFICATIONS

6.1. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Applicable Pins	Ratings	Unit
Supply voltage (1)	VDD	$T_A = 25$ Referenced to VSS(0V)	VDD	-0.3 to +6.5	V
Supply voltage (2)	V_0		V_{0L}, V_{0R}	-0.3 to +30	V
	V_{12}		V_{12L}, V_{12R}	-0.3 to $V_0+0.3$	V
	V_{43}		V_{43L}, V_{43R}	-0.3 to $V_0+0.3$	V
	V_5		V_{5L}, V_{5R}	-0.3 to $V_0+0.3$	V
Input voltage	V_I		DI ₇₋₀ , XCK, LP, L/R, FR, MD, S/C, EIO ₁ , EIO ₂ , DISPOFF	-0.3 to VDD+0.3	V
Storage temperature	T_{STG}	-	-	-45 to +125	

Note1: $T_A = +25$

Note2: The maximum applicable voltage on any pin with respect to VSS (0V).

Note3: Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

6.2. Recommended Operating Conditions

Parameter	Symbol	Conditions	Applicable Pins	Min.	Typ.	Max.	Unit
Supply voltage (1)	VDD	Referenced to VSS (0V)	VDD	+2.5	-	+5.5	V
Supply voltage (2)	V_0		V_{0L}, V_{0R}	+15	-	+30	V
Operating temperature	T_{OPR}	-	-	-20	-	+85	

Note1: The applicable voltage on any pin with respect to VSS (0V).

Note2: Ensure that voltage are set such that VSS V_5, V_{43}, V_{12}, V_0 .

6.3. DC Characteristics

6.3.1. Segment mode

(VSS = $V_5 = 0V$, VDD = +2.5V to +5.5V, $V_0 = +15V$ to +30V, $T_A = +25$)

Parameter	Symbol	Conditions	Applicable Pins	Min.	Typ.	Max.	Unit	
Input voltage	V_{IH}	-	DI ₇₋₀ , XCK, LP, L/R, FR, MD, S/C, EIO ₁ , EIO ₂ , DISPOFF	0.8VDD	-	-	V	
	V_{IL}	-		-	-	0.2VDD	V	
Output voltage	V_{OH}	$I_{OH} = -0.4mA$	EIO ₁ , EIO ₂	VDD-0.4	-	-	V	
	V_{OL}	$I_{OL} = +0.4mA$		-	-	+0.4	V	
Input leakage current	I_{LH}	$V_I = VDD$	DI ₇₋₀ , XCK, LP, L/R, FR, MD, S/C, EIO ₁ , EIO ₂ , DISPOFF	-	-	+10	μA	
	I_{LL}	$V_I = VSS$		-	-	-10	μA	
Output resistance	R_{ON}	$ V_{ON} = 0.5V$	Y_{240-1}	$V_0 = +30V$	-	1.5	2.0	K
				$V_0 = +20V$	-	2.0	2.5	
Stand-by current	I_{STB}	*1	VSS	-	-	75	μA	
Supply current (1) (Non-selection)	I_{DD1}	*2	VDD	-	-	2.0	mA	
Supply current (2) (Selection)	I_{DD2}	*3	VDD	-	-	12	mA	
Supply current (3)	I_0	*4	V_{0L}, V_{0R}	-	-	1.5	mA	

Note1: VDD = +5.0V, $V_0 = +30V$, $V_I = VSS$

Note2: VDD = +5.0V, $V_0 = +30V$, $f_{XCK} = 20MHz$, No-load, $E_I = VDD$. The input data is turned over by data taking clock (4-bit parallel input mode)

Note3: VDD = +5.0V, $V_0 = +30V$, $f_{XCK} = 20MHz$, No-load, $E_I = VSS$. The input data is turned over by data taking clock (4-bit parallel input mode)

Note4: VDD = +5.0V, $V_0 = +30V$, $f_{XCK} = 20MHz$, $f_{LP} = 41.6KHz$, $f_{FR} = 80Hz$, no-load. The input data is turned over by data taking clock (4-bit parallel input mode)

6.3.2. Common mode

 (VSS = V₅ = 0V, VDD = +2.5V to +5.5V, V₀ = +15V to +30V, T_A = +25)

Parameter	Symbol	Conditions	Applicable Pins	Min.	Typ.	Max.	Unit
Input voltage	V _{IH}	-	DI ₇₋₀ , XCK, LP, L/R, FR, MD,	0.8VDD	-	-	V
	V _{IL}	-	S/C, EIO ₁ , EIO ₂ , DISPOFF	-	-	0.2VDD	V
Output voltage	V _{OH}	I _{OH} = -0.4mA	EIO ₁ , EIO ₂	VDD-0.4	-	-	V
	V _{OL}	I _{OL} = +0.4mA		-	-	+0.4	V
Input leakage current	I _{LIH}	V _I = VDD	DI ₇₋₀ , XCK, LP, L/R, FR, MD,	-	-	+10	μA
	I _{LIL}	V _I = VSS	S/C, EIO ₁ , EIO ₂ , DISPOFF	-	-	-10	μA
Output resistance	R _{ON}	V _{ON} = 0.5V	Y ₂₄₀₋₁	V ₀ = +30V	1.5	2.0	K
				V ₀ = +20V	2.0	2.5	
Input pull-down current	I _{PD}	V _I = VDD	XCK, EIO ₁ , EIO ₂ , DI ₇	-	-	100	μA
Stand-by current	I _{STB}	*1	VSS	-	-	75	μA
Supply current (1)	I _{DD}	*2	VDD	-	-	120	μA
Supply current (2)	I ₀	*2	V _{OL} , V _{OR}	-	-	240	μA

Note1: VDD = +5.0V, V₀ = +30V, V_I = VSS

Note2: VDD = +5.0V, V₀ = +30V, f_{LP} = 41.6KHz, f_{FR} = 80Hz in case of 1/480 duty operation, no-load.

6.4. AC Characteristics
6.4.1. Segment mode 1

 (VSS = V₅ = 0V, VDD = +4.5V to +5.5V, V₀ = +15V to +30V, T_A = +25)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Shift clock period *1	T _{WCK}	T _R , T _F 10ns	50	-	-	ns
Shift clock "H" pulse width	T _{WCKH}	-	15	-	-	ns
Shift clock "L" pulse width	T _{WCKL}	-	15	-	-	ns
Data setup time	T _{DS}	-	10	-	-	ns
Data hold time	T _{DH}	-	12	-	-	ns
Latch pulse "H" pulse width	T _{WLPH}	-	15	-	-	ns
Shift clock rise to latch pulse rise time	T _{LD}	-	0	-	-	ns
Shift clock fall to latch pulse fall time	T _{SL}	-	30	-	-	ns
Latch pulse rise to shift clock rise time	T _{LS}	-	25	-	-	ns
Latch pulse fall to shift clock fall time	T _{LH}	-	25	-	-	ns
Input signal rise time *2	T _R	-	-	-	50	ns
Input signal fall time *2	T _F	-	-	-	50	ns
Enable setup time	T _S	-	10	-	-	ns
DISPOFF removal time	T _{SD}	-	100	-	-	ns
DISPOFF "L" pulse width	T _{WDL}	-	1.2	-	-	μs
Output delay time (1)	T _D	C _L = 15pF	-	-	30	ns
Output delay time (2)	T _{PD1} , T _{PD2}	C _L = 15pF	-	-	1.2	μs
Output delay time (3)	T _{PD3}	C _L = 15pF	-	-	1.2	μs

Note1: Take the cascade connection into consideration.

Note2: (T_{WCK} - T_{WCKH} - T_{WCKL}) / 2 is maximum in the case of high speed operation.

6.4.2. Segment mode 2

 (VSS = V₅ = 0V, VDD = +3.0V to +4.5V, V₀ = +15V to +30V, T_A = +25)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Shift clock period *1	T _{WCK}	T _R , T _F 10ns	66	-	-	ns
Shift clock "H" pulse width	T _{WCKH}	-	23	-	-	ns
Shift clock "L" pulse width	T _{WCKL}	-	23	-	-	ns
Data setup time	T _{DS}	-	15	-	-	ns
Data hold time	T _{DH}	-	23	-	-	ns
Latch pulse "H" pulse width	T _{WLPH}	-	30	-	-	ns
Shift clock rise to latch pulse rise time	T _{LD}	-	0	-	-	ns
Shift clock fall to latch pulse fall time	T _{SL}	-	50	-	-	ns
Latch pulse rise to shift clock rise time	T _{LS}	-	30	-	-	ns
Latch pulse fall to shift clock fall time	T _{LH}	-	30	-	-	ns
Input signal rise time *2	T _R	-	-	-	50	ns
Input signal fall time *2	T _F	-	-	-	50	ns
Enable setup time	T _S	-	15	-	-	ns
DISPOFF removal time	T _{SD}	-	100	-	-	ns
DISPOFF "L" pulse width	T _{WDL}	-	1.2	-	-	μs
Output delay time (1)	T _D	C _L = 15pF	-	-	41	ns
Output delay time (2)	T _{PD1} , T _{PD2}	C _L = 15pF	-	-	1.2	μs
Output delay time (3)	T _{PD3}	C _L = 15pF	-	-	1.2	μs

Note1: Take the cascade connection into consideration.

Note2: (T_{WCK} - T_{WCKH} - T_{WCKL}) / 2 is maximum in the case of high speed operation.



6.4.3. Segment mode 3


 (VSS = V₅ = 0V, VDD = +2.5V to +3.0V, V₀ = +15V to +30V, T_A = +25)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Shift clock period	T _{WCK}	T _R , T _F 10ns	82	-	-	ns
Shift clock "H" pulse width	T _{WCKH}	-	28	-	-	ns
Shift clock "L" pulse width	T _{WCKL}	-	28	-	-	ns
Data setup time	T _{DS}	-	20	-	-	ns
Data hold time	T _{DH}	-	23	-	-	ns
Latch pulse "H" pulse width	T _{WLPH}	-	30	-	-	ns
Shift clock rise to latch pulse rise time	T _{LD}	-	0	-	-	ns
Shift clock fall to latch pulse fall time	T _{SL}	-	65	-	-	ns
Latch pulse rise to shift clock rise time	T _{LS}	-	30	-	-	ns
Latch pulse fall to shift clock fall time	T _{LH}	-	30	-	-	ns
Input signal rise time	T _R	-	-	-	50	ns
Input signal fall time	T _F	-	-	-	50	ns
Enable setup time	T _S	-	15	-	-	ns
DISPOFF removal time	T _{SD}	-	100	-	-	ns
DISPOFF "L" pulse width	T _{WDL}	-	1.2	-	-	μs
Output delay time (1)	T _D	C _L = 15pF	-	-	57	ns
Output delay time (2)	T _{PD1} , T _{PD2}	C _L = 15pF	-	-	1.2	μs
Output delay time (3)	T _{PD3}	C _L = 15pF	-	-	1.2	μs

Note1: Take the cascade connection into consideration.

Note2: (T_{WCK} - T_{WCKH} - T_{WCKL}) / 2 is maximum in the case of high speed operation.

6.4.3.1. Timing characteristics of segment mode






*Note: Recommend TPD4 > 10ns for COG application which reduce power noise.


6.4.4. Common mode

(VSS = V_s = 0V, VDD = +2.5V to +5.5V, V₀ = +15V to +30V, T_A = +25)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Shift clock period	T _{WLP}	T _R , T _F 20ns	250	-	-	ns
Shift "H" pulse width	T _{WLPH}	VDD = +5.0V ± 10%	15	-	-	ns
		VDD = +2.5V ~ +4.5V	30	-	-	ns
Data setup time	T _{SU}	-	30	-	-	ns
Data hold time	T _H	-	50	-	-	ns
Input signal rise time	T _R	-	-	-	50	ns
Input signal fall time	T _F	-	-	-	50	ns
DISPOFF removal time	T _{SD}	-	100	-	-	ns
DISPOFF "L" pulse width	T _{WDL}	-	1.2	-	-	μs
Output delay time (1)	T _{DL}	C _L = 15pF	-	-	200	ns
Output delay time (2)	T _{PD1} , T _{PD2}	C _L = 15pF	-	-	1.2	μs
Output delay time (3)	T _{PD3}	C _L = 15pF	-	-	1.2	μs

6.4.4.1. Timing chart of common mode


*Note : Recommend $T_{PD4} > 10\text{ns}$ for COG application which reduce power noise.

7. APPLICATION CIRCUIT


8. PACKAGE/PAD LOCATIONS**8.1. PAD Assignment and Locations**

Please contact Sunplus sales representatives for more information.

8.2. Ordering Information

Product Number	Package Type
SPLC562C - C	Chip form with Bump
SPLC562C - P*	Package form - TCP

Note: *The TCP's external shape is customized. To order your TCP's external shape, please contact SUNPLUS salesperson.

Sunplus Confidential
For PARTMINER Use Only

9. DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Sunplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. SUNPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHER, SUNPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SUNPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by SUNPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

Sunplus Confidential
For PARTMINER Use Only

10. REVISION HISTORY

Date	Revision #	Description	Page
SEP. 17, 2004	1.2	Correct Timing diagram and Note	21, 22
DEC. 09, 2003	1.1	Remove " <u>8. PACKAGE/PAD LOCATIONS</u> "	24
FEB. 12, 2003	1.0	1. Remove " <u>Preliminary</u> " 2. Correct Pad pitch in " <u>8.1 PAD Assignment</u> "	24
SEP. 03, 2002	0.2	1. Correct type error 2. Modify: Pad pitch: 50 -> 55 in " <u>8.1 PAD Assignment</u> " and " <u>8.3 COG Align Key Coordinate</u> "	1 24
APR. 23, 2002	0.1	Original	

Sunplus Confidential
For PARTMINER Use Only