



DATA SHEET

SPMC65P2204A/2202A

Micro-Controllers (OTP) With ADC

MAY. 15, 2006

Version 1.1

Sunplus Technology reserves the right to change this documentation without prior notice. Information provided by Sunplus Technology is believed to be accurate and reliable. However, Sunplus Technology makes no warranty for any errors which may appear in this document. Contact Sunplus Technology to obtain the latest version of device specifications before placing your order. No responsibility is assumed by Sunplus Technology for any infringement of patent or other rights of third parties which may result from its use. In addition, Sunplus products are not authorized for use as critical components in life support devices/ systems or aviation devices/systems, where a malfunction or failure of the product may reasonably be expected to result in significant injury to the programmer, without the express written approval of Sunplus.

Table of Contents

	<u>PAGE</u>
1. GENERAL DESCRIPTION.....	4
2. FEATURES.....	4
3. BLOCK DIAGRAM.....	5
4. SIGNAL DESCRIPTIONS	6
4.1. PIN DESCRIPTION	6
4.2. PIN ASSIGNMENT (TOP VIEW)	7
4.2.1. 20 PIN package	7
4.2.2. 16 PIN package	7
5. FUNCTIONAL DESCRIPTIONS.....	8
5.1. CENTRAL PROCESSING UNIT	8
5.1.1. CPU Introduction.....	8
5.1.2. CPU register	8
5.2. MEMORY ORGANIZATION.....	10
5.2.1. Introduction	10
5.2.2. Memory Space	10
5.2.3. Hardware Control Registers.....	11
5.2.4. Special Control Register	15
5.2.5. Device Configuration Register	15
5.2.6. Programmer Information Block	15
5.3. CLOCK SOURCE.....	16
5.4. POWER SAVING MODE	16
5.4.1. Introduction	16
5.4.2. STOP Mode	17
5.4.3. HALT mode	18
5.5. INTERRUPT	20
5.5.1. Introduction	20
5.5.2. External Interrupt	20
5.5.3. Peripheral Interrupt	20
5.5.4. Interrupt register.....	21
5.6. RESET	24
5.6.1. Introduction	24
5.6.2. Power-On Reset (POR)	24
5.6.3. External Reset (ERST)	24
5.6.4. Low Voltage Reset (LVR).....	25
5.6.4. Low Voltage Reset (LVR).....	25
5.6.5. Watchdog Timer Reset (WDR).....	25
5.6.6. Illegal Address Reset (IAR).....	25
5.6.7. Software Reset	25
5.7. I/O PORTS	28
5.7.1. Introduction	28
5.7.2. Port A	29

5.7.3. Port B	30
5.8. TIMER MODULE	32
5.8.1. Introduction	32
5.8.2. Timer0	32
5.8.3. Timer1	34
5.9. CAPTURE/COMPARE/PWM (CCP) FUNCTION	38
5.9.1. 8-Bit Compare Mode	38
5.9.2. 16-Bit Compare Mode	38
5.9.3. 8-Bit Capture Mode	39
5.9.4. 16-bit Capture Mode	41
5.9.5. 12-bit PWM Mode	41
5.10. ANALOG MODULE	43
5.10.1. A/D Converter	43
5.11. OTHER ON-CHIP PERIPHERALS	47
5.11.1. Watchdog	47
5.11.2. Time Base Interval Timer	49
5.11.3. Buzzer	50
5.12. DEVICE CONFIGURATION REGISTER	52
5.13. ALPHABETICAL LIST OF INSTRUCTION SET	53
6. ELECTRICAL CHARACTERISTICS	58
6.1. ABSOLUTE MAXIMUM RATING (VSS = 0)	58
6.2. RECOMMENDED OPERATING CONDITIONS	58
6.3. DC/AC ELECTRICAL CHARACTERISTICS (VDD = 5.0V, TA = -40°C~85°C)	58
6.3.1. Item Definition	58
6.3.2. PIN Attribute Description	58
6.4. ANALOG INTERFACE ELECTRICAL CHARACTERISTICS (VDD = 5.0V, TA = -40°C~85°C)	59
7. PACKAGE/PAD LOCATIONS	61
7.1. PAD ASSIGNMENT AND LOCATIONS	61
7.2. ORDERING INFORMATION	61
7.3. PACKAGE INFORMATION	61
7.3.1. PDIP 20 (300mil)	61
7.3.2. PDIP 16 (300mil)	62
7.3.3. SOP 20 (300mil)	63
7.3.4. SOP 16 (300mil)	64
7.4. STORAGE CONDITION AND PERIOD FOR PACKAGE	65
7.5. RECOMMENDED SMT TEMPERATURE PROFILE	65
8. DISCLAIMER	66
9. REVISION HISTORY	67

MICRO-CONTROLLERS (OTP) WITH ADC

1. GENERAL DESCRIPTION

SPMC65P2204A and SPMC65P2202A are the members of 65X family and OTP solutions of the micro-controller. SPMC65P2204A is a superset of SPMC65P2202A. These two devices share same core and peripherals with one exception. ROM sizes on the SPMC65P2202A are less than SPMC65P2204A. These two devices support the following stand features described below. Major application fields are small home appliances, industry controller and battery charge.

2. FEATURES

■ SPMC65 CPU

- 182 instructions
- 11 addressing modes
- Up to 8MHz clock operation
- Supports bit operation instruction (Set, Clear, Inverse, Test)

■ Memories

- 4K bytes program memory (OTP) with security protection (SPMC65P2204A)
- 2K bytes program memory (OTP) with security protection (SPMC65P2202A)
- 192 bytes RAM including stack area

■ I/O Ports

- Max 15 multifunction bi-directional I/Os
- All I/Os are Schmitt Trigger inputs
- Each incorporate with pull-up resistor, pull-down resistor or floating input, depending on programmer's settings on the corresponding registers
- I/O ports with LED driving capability
- 2 I/O ports with 20mA current sink

■ Interrupt Management

- Interrupt option: NMI or IRQ for external interrupts.
- 2 external interrupts (One of them can be programmed as NMI)
- 7 internal interrupts

■ Reset Management

- Enhanced reset system
- Power On Reset (POR)
- Low Voltage Reset (LVR)
- Watchdog Reset (WDR)
- External Reset (ERST)
- Illegal Address Reset (IAR)

■ Clock Management

- Three clock sources: RC-oscillation, crystal input and external clock input
- Clock output capability for RC-oscillation

■ Power Management

- 2 power saving modes: STOP, HALT mode

■ 2 Analog Peripheral

- 9-channel of 10-bit resolution A/D converter (100KHz)
- LVR : Low Voltage Reset (2.5V/4V)

■ One channels of 8-bit Timers (Timer0)

- Timers, event counter mode
- Capture with 8-bit width measurement

■ One channels of 16-bit Timers (Timer1)

- Timers, Event counter mode
- Capture (8-bit with width/cycle measurement or 16-bit with width measurement)
- 16-bit compare output
- 12-bit PWM output

■ Time Base Interval Timer

- Frequency: 1Hz to 62.5kHz @8MHz(System Clock)
- 15 stages pre-scale option

■ Buzzer output


- Frequency: 1kHz to 2MHz @8MHz(System Clock)
- 12 stages pre-scale option

■ Configurable watchdog timer

- Frequency: 1.5Hz to 195Hz @8MHz(System Clock)

Device	EPROM	RAM	Max I/O	10 bit A/D(ch)	CCP module			Package Type
					Compare	Capture	PWM	
SPMC65P2204A	4K	192	15	9	1	2	1	PDIP20, PDIP16, SOP20, SOP16
SPMC65P2202A	2K	192	15	9	1	2	1	PDIP20, PDIP16, SOP20, SOP16

3.BLOCK DIAGRAM



4.SIGNAL DESCRIPTIONS


4.1. Pin Description

Type : I = Input, O = Output, S = Supply


Pin Name	PIN Number		Type	Main Function	Alternate Function
	20PIN	16PIN			
VDD	20	16	S	Main power supply	
VSS	19	15	S	Ground	
XI/RC/ECLK	18	14	I	<u>Crystal In or RC-Oscillation In Input or External Clock Input.</u> An external resistive pull-up is used to connect with internal OSC circuitry for generating the internal clock and the related time base in RC-Oscillation mode. It will be connected with external crystal for a crystal oscillation circuitry in crystal mode.	
XO	17	13	O	<u>Crystal Output.</u> It will be connected with external crystal for a crystal oscillation circuitry in crystal mode.	
PA7/AN7	2	--	I/O	Port A7	ADC analog input
PA6/AN6	3	--	I/O	Port A6	ADC analog input
PA5/AN5	4	2	I/O	Port A5	ADC analog input
PA4/AN4	5	3	I/O	Port A4	ADC analog input
PA3/AN3	6	4	I/O	Port A3	ADC analog input
PA2/AN2	7	5	I/O	Port A2	ADC analog input
PA1/AN1	8	6	I/O	Port A1	ADC analog input
PA0/AN0	9	7	I/O	Port A0	ADC analog input
PB7/AN8/AVref	1	1	I/O	Port B7	ADC analog input
PB6/BUZ	10	8	I/O	Port B6	Buzzer output
PB5/IRQ1/TC3	11	9	I/O	Port B5	External interrupt 1 input
PB4/IRQ0/TC2	12	10	I/O	Port B4	External interrupt 0 input
PB3/PWM1/COMP1	13	11	I/O	Port B3	Timer1 compare output / PWM output
PB1/TC1	14	--	I/O	Port B1	Capture1 event input to Timer1 / External event input using Timer1 as the counter.
PB0/ TC0	15	--	I/O	Port B0	Capture0 event input to Timer0 / External event input using Timer0 as the counter.
RESETB	16	12	I	Reset PIN	

4.2. PIN Assignment (Top View)

4.2.1. 20 PIN package



4.2.2. 16 PIN package



5.FUNCTIONAL DESCRIPTIONS

5.1. Central Processing Unit

5.1.1. CPU Introduction

The SPMC65P2204A/2202A is a SPMC65 high performance processor equipped with 6 internal registers: accumulator, program counter, X register, Y register, stack pointer, and processor status register. This CPU is a fully static CMOS design. The oscillation frequency could be varied up to $F_{sys} = 8.0\text{MHz}$ depending on the application.

5.1.2. CPU register

The SPMC65 CPU has six registers that are the Program Counter (PC), an Accumulator (A), two index registers (X, Y), the Stack Pointer (SP), and the Status register (P). The program counter consists of 16-bit register.




Figure 5.1-1 System registers

X, Y register

In address mode, X and Y registers can be used as index registers or buffer registers. These register contents are added to the specified address, which becomes the actual address. Some operations such as increment, decrement, comparison and data transfer function can be used in X and Y registers.

Accumulator

The Accumulation is the 8-bit general-purpose register, which can be operated with transfer, temporary saving, condition judgment, etc.

Stack pointer

SPMC65P2204A/2202A has an 8-bit-wide register indicating the location in the stack to be accessed (push or pop) when a subroutine call or interrupt occurs.

When subroutine call is executed or an interrupt occurrence is

accepted, the value of stack point is updated automatically.

However, if the value of stack point is used in excess of stack area permitted by the data memory allocating configuration, the Illegal address reset would be occurred.




Figure 5.1-2 Stack point register

[Example] 5.1.1 Initialized stack point value

```
Idx #C_STACK_BOTTOM ; Initial stack pointer at $FF
txs ;Transfer to stack point
```

Program counter (PC)

The program counter is a 16-bit wide register. It consists of two 8-bit registers which registers are PCH and PCL. This register indicates the address of next instruction to be executed. In Reset state, the content of program counter is stored with \$FFFC.

Status register (P)

The 8-bit status register contains the interrupt mask and 6 flags representative of the result of the instruction just executed. This register can also be handled by the PHP and PLP instructions. These bits can be individually controlled by specific instructions. The detailed description is shown in following description.

Note: Not all instructions affect status register. A detailed instruction description will be discussed in SPMC65 instruction manual.

❑ Negative flag bit

This flag indicated the bit7 status of the result of a data or arithmetic operation. Programmer can use this bit to do some operations, e.g. branch condition or bit operation.

❑ Overflow flag bit

This flag indicates whether the overflow has occurred in arithmetic operation. When the result of an addition or subtraction is over +127 or less than -128, this overflow bit is set to '1'.

Decimal mode flag

This flag indicates what mode is operated by arithmetic operation. SPMC65P2204A/2202A has two operation modes, binary mode and decimal mode for arithmetic operation. Programmer can use the instruction to alternate them.

Interrupt disable flag

This bit can enable or disable all interrupt except NMI interrupt source. If this bit is set to '1', CPU will ignore interrupt signal. On the contrary, if this bit is set to '0', CPU will accept interrupt signal.

Zero flag

This flag indicated the result of a data or arithmetic operation. If the result is equal to zero, the zero flag is set to '1'. Contrary, this bit is set to '0' by other values.

Carry flag

This bit is set to '1' if the result of addition operation generate a carry, or if the result of subtraction doesn't generate a borrowing. In addition, some shift instructions or rotate instructions also change this bit.




Figure 5.1-3 Status register

5.2. Memory Organization

5.2.1. Introduction

The SPMC65P2204A/2202A has separated address spaces for program memory and data memory. Program memory can only be read only. Writing program memory when chip is operating will trigger a reset signal. It contains up to 4K/2K bytes of program memory. Data memory that contains 192 bytes of RAM including stack area can be read and written.

5.2.2. Memory Space

Memory address allocations on the SPMC65P2204A and SPMC65P2202A are divided into several parts. Figure 5.2-2 shows SPMC65P2204A memory map and figure 5.2-3 shows SPMC65P2202A memory map. Different memory address allocations between SPMC65P2204A and SPMC65P2202A are the size of RAM and OTP ROM. In this document, we only take SPMC65P2204A as an example to explain it in details since that the usage of each allocation on the SPMC65P2204A is the same as SPMC65P2202A.

The first 96 addresses are allocated for hardware control register, including function control registers and I/O control registers, which allow programmer to use the first page instruction in setting this register and help for program size reduction. The data memory areas (RAM) are located in \$0060 ~ \$00FF and \$01E0~\$01FF. The 32 bytes of data memory between \$01E0~\$01FF are also defined as stack for exception. The stack pointer is started from \$01FF to \$01E0 with downward. Once the stack is over the \$01E0, a CPU reset will be generated.

The 4 bytes register located in \$7FE0 ~ \$7FE3 are used to define the device configuration registers. Programmer can use these four bytes to configure the condition of this chip. The detailed setting of the device configuration registers is show in chapter 5.13.

SPMC65P2204A also contains the programmer information block located in \$7FF0 ~ \$7FFF which can be programmed by programmer for series number or version control setting.

SPMC65P2204A supports 4K bytes of OTP ROM. The address for OTP ROM is located in \$F000 ~ \$FFFF (see figure 6.3). SPMC65P2204A also supports a security bit for programmer. When the security bit is set to '0', the data in OTP-ROM cannot be read by programmer. In contrast, if security bit is set to '1', the 4K bytes of OTP ROM will be readable. Device configuration registers and programmer information will be still readable even if the security bit is set.

The address of NMI, RESET and IRQ exception vectors are located from \$FFFA to \$FFFF. The exception vectors should be specified in the program to have proper operation.

To prevent the illegal accesses on undefined memory, there is a qualification block to limit the accesses. The illegal accesses will generate the CPU reset (IAR) to restart the program.




Figure 5.2-1 Interrupt vector area

[Example] 5.2.1 Interrupt vector table in software

VECTOR:	.SECTION
DW	V_NMI
DW	V_Reset
DW	V_IRQ




Figure 5.2-2 Memory map for SPMC65P2204A




Figure 5.2-3 Memory map for SPMC65P2202A

5.2.3. Hardware Control Registers

SPMC65P2204A/2202A device have up to twenty control registers. All of the control registers are used by MCU and peripheral function block for controlling the desired operation of the device.

Some of the control registers contain control and statue bits for peripheral module such as Timer unit, A/D Converter, etc. Note

that the reserved address can't be implemented on the chip. Some of bits in control register are read only, so write to those bits don't have any effect on corresponding bits. The following table shows the summary of the control registers. The detailed information of each control registers are explained in each peripheral section.

5.2.3.1. Control Register List

1). \$0000~\$000F: I/O port and Interrupt

Address	Function	Reset value	R/W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
\$0000	Port A IO (P_IOA_Data)	00h	R	Port A I/O pins							
				Port A Data Latch (\$0059)							
\$0001	Port B IO (P_IOB_Data)	00h	R	Port B I/O pins						0	Port B I/O pins
				Port B Data Latch (\$005A)						-	Port B Data Latch (\$005A)
\$0004	Port A Direction (P_IOA_Dir)	00h	R	Port A Data Direction register. 0=IN, 1=OUT.							
				Port A Data Direction register. 0=IN, 1=OUT.							
\$0005	Port B Direction (P_IOB_Dir)	00h	R	Port B Data Direction register. 0=IN, 1=OUT.						0	Port B Data Direction register. 0=IN, 1=OUT.
				Port B Data Direction register. 0=IN, 1=OUT.						-	Port B Data Direction register. 0=IN, 1=OUT.
\$0008	Port A Attribute (P_IOA_Attrib)	00h	R	Port A Attribute register							
				Port A Attribute register							
\$0009	Port B Attribute (P_IOB_Attrib)	00h	R	Port B Attribute register						0	Port B Attribute register
				Port B Attribute register						-	Port B Attribute register
\$000C	Interrupt Flag 0 (P_INT_Flag0)	00h	R	ADIF	WDIF	0	0	0	0	IRQ1IF	IRQ0IF
				Write '1' to clear corresponding interrupt flag(s)							
\$000D	Interrupt Ctrl 0 (P_INT_Ctrl0)	00h	R	ADIE	WDIE	0	0	0	0	IRQ1IE	IRQ0IE
				ADIE	WDIE	-	-	-	-	IRQ1IE	IRQ0IE
\$000E	Interrupt Flag 1 (P_INT_Flag1)	00h	R	CAP1IF	CAP0IF	0	0	0	0	T1OIF	T0OIF
				Write '1' to clear corresponding interrupt flag(s)							
\$000F	Interrupt Ctrl 1 (P_INT_Ctrl1)	00h	R	CAP1IE	CAP0IE	0	0	0	0	T1OIE	T0OIE
				CAP1IE	CAP0IE	-	-	-	-	T1OIE	T0OIE

Note: The reset values of Port A/B attribute depend on IOINIT setting (\$7FE2.0)

2). \$0010~\$001E : Timer/PWM Configuration & Data

Address	Function	Reset value	R/W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0								
\$0010	Watchdog clear (P_WDT_Clr)	00h	R	0	0	0	0	0	0	0	0								
			W	Write #\$55 to clear Watchdog timer (C_WDT_Clr = #\$55)															
\$0011	Timer0-1 Ctrl0 (P_TMR0_1_Ctrl0)	00h	R	0	Timer1 Function Selection			0	-	Timer0 Function Selection									
			W	-	Timer1 Function Selection			-	-	Timer0 Function Selection									
\$0012	Timer0-1 Ctrl1 (P_TMR0_1_Ctrl1)	00h	R	0	Timer1 Pre-scale Selection			0	Timer0 Pre-scale Selection										
			W	-	Timer1 Pre-Scale Selection			-	Timer0 Pre-scale Selection										
	Timer0 Counter (P_TMR0_Count)	00h	R	Timer0 8-bit Counter Register															
\$0013	Timer0 Preload (P_TMR0_Preload)		W	Timer0 8-bit Preload Register															
	Capture0 (P_TMR0_Cap)	00h	R	Timer0 8-bit Capture Width Value															
			W	Timer0 8-bit Preload Register															
\$0015	Timer1 Counter (P_TMR1_Count)	00h	R	Timer1 8-bit or 16-bit Low Byte Counter Register															
	Timer1 Preload (P_TMR1_Preload)		W	Timer1 8-bit or 16-bit Low Byte Preload Register															
	Compare1 (P_TMR1_Comp)	00h	R	Timer1 8-bit or 16-bit Low Byte Counter Register															
			W	Timer1 8-bit or 16-bit Compare Low Byte Value															
	Capture1 (P_TMR1_Cap)	00h	R	Timer1 8-bit or 16-bit Capture Low Byte Width Value															
			W	Timer1 8-bit or 16-bit Low Byte Preload Register															
	PWM1 Period (P_TMR1_PWMPeriod)	00h	R	Timer1 12-bit PWM Period Low Bye Value															
			W	Timer1 12-bit PWM Period Low Bye Value															
\$0016	Timer1 Counter High (P_TMR1_CountHi)	00h	R	Timer1 16-bit High Byte Counter Register															
	Timer1 Preload High (P_TMR1_PreloadHi)		W	Timer1 16-bit High Byte Preload Register															
	Compare1 High Byte (P_TMR1_CompHi)	00h	R	Timer1 16-bit High Byte Counter Register															
			W	Timer1 16-bit Compare High Byte Value															
	Capture1 High Byte (P_TMR1_CapHi)	00h	R	Timer1 16-bit Capture High Byte Width Value															
			W	Timer1 16-bit High Byte Preload Register															
	Capture1 Cycle (P_TMR1_CapCycle8)	00h	R	Timer1 8-bit Capture Cycle Value															
			W	Timer1 16-bit High Byte Preload Register															
	PWM1 Duty Period (P_TMR1_DutyPeriod)	00h	R	Timer1 12-bit PWM Duty High Byte Value				Timer1 12-bit PWM Period High Byte Value											
			W	Timer1 12-bit PWM Duty High Byte Value				Timer1 12-bit PWM Period High Byte Value											

3). \$0026~\$002D: Interrupt and ADC control

Address	Function	Reset value	R/W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
\$0026	Interrupt Flag 2 (P_INT_Flag2)	00h	R	0	0	ITVALIF	0	0	0	0	0
			W			Write '1' to clear corresponding interrupt flag(s), but SPIIF cannot be clear.					
\$0027	Interrupt Ctrl 2 (P_INT_Ctrl2)	00h	R	0	0	ITVALIE	0	0	0	0	0
			W	-	-	ITVALIE	-	-	-		
\$0028	A/D Control 0 (P_AD_Ctrl0)	06h	R	ADEN	ADVRT	0	0	ADCS2	ADCS1	ADCS0	ADRDY
			W	ADEN	ADVRT	-	-	ADCS2	ADCS1	ADCS0	STARTB
\$0029	A/D Input Channel Ctrl 1 (P_AD_Ctrl1)	00h	R	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
			W	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
\$002A	A/D Control 2 (P_AD_Ctrl2)	00h	R	ADCE	ADS3	ADS2	ADS1	ADS0	0	0	PCFG8
			W	ADCE	ADS3	ADS2	ADS1	ADS0	-	-	PCFG8
\$002B	A/D Data Hi (P_AD_DataHi)	00h	R	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2
			W								
\$002C	A/D Data Lo (P_AD_DataLo)	00h	R	ADR1	ADR0	0	0	0	0	0	0
			W								
\$002D	Buzzer Control (P_BUZ_Ctrl)	00h	R	INTIMS3	INTIMS2	INTIMS1	INTIMS0	BZFS3	BZFS2	BZFS1	BZFS0
			W	INTIMS3	INTIMS2	INTIMS1	INTIMS0	BZFS3	BZFS2	BZFS1	BZFS0

4). \$0030~\$0036 : Special control register with double write access

Address	Function	Reset value	R/W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
\$0030	System Ctrl (P_SYS_Ctrl)	C0h	R	POR	ERST	LVR	0	WDR	IAR	0	0
			W			Write '1' to clear corresponding reset flag(s)				-	-
\$0031	Mode Ctrl (P_Mode_Ctrl)	00h	R	0	0	0	0	0	0	0	0
			W			Write #\$5A to enter STOP mode. Write #\$A5 to enter HALT mode. Write #\$66 to reset all internal modules, except CPU.					
\$0032	Watchdog Ctrl (P_WDT_Ctrl)	F0h	R	SCKEN	WDS2	WDS1	WDS0	0	0	0	0
			W	SCKEN	WDS2	WDS1	WDS0	-	-	-	-
\$0034	IRQ Option (P_IRQ_Opt1)	00h	R	0	0	0	0	IRQ1ES	IRQM1	IRQ0ES	IRQM0
			W	-	-	-	-	IRQ1ES	IRQM1	IRQ0ES	IRQM0
\$0035	Slew Rate Control (P_IO_Opt)	00h	R	0	0	0	0	0	0	0	SLOWE
			W	-	-	-	-	-	-	-	SLOWE
\$0036	LVR Option (P_LVR_Opt)	00h	R	0	0	0	0	0	0	0	LVRV40
			W	-	-	-	-	-	-	-	LVRV40

Note: LVRV40 cannot be cleared by external reset.

5). \$0058~\$005F : Port Data latch buffer

Address	Function	Reset value	R/W	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
\$0058	Capture Control (P_CAP_Ctrl)	00h	R	CAPOPT	0	0	0	CAPIP1	CAPIP0	CAP1ES	CAP0ES
			W	CAPOPT	-	-	-	CAPIP1	CAPIP0	CAP1ES	CAP0ES
\$0059	Port A Data Latch (P_IOA_Buf)	00h	R					Port A Data Latch			
			W					Port A Data Latch			
\$005A	Port B Data Latch (P_IOB_Buf)	00h	R				Port B Data Latch		0		Port B Data Latch
			W				Port B Data Latch		-		Port B Data Latch

5.2.4. Special Control Register

The registers located between \$0030 and \$0036 are related to system operation. Therefore, SPMC65P2204A/2202A provides a protective writing method for those registers. Those registers have to be double written. The processes of double write are formed with two consecutive writing cycles to the target address, which

are between \$0030 and \$0036. Programmer has to double write to modify the content of control registers located between \$0030 and \$0036. The purposes of the double write process is to keep the content of the control registers correct and protect them from the data bus or address bus noise interfere

[Example] 5.2.2 Setting some significant registers located between \$0030 and \$0036 by double writing method

```

    lda #$FF          ; Clear Reset flag
    sta P_SYS_Ctrl
    sta P_SYS_Ctrl
    lda #C_MODE_Reset ; reset all I/O
    sta P_MODE_Ctrl
    sta P_MODE_Ctrl
    lda #C_WDT_Div_16384; WDI= Fslow(25KHz)/16384= 1.5Hz
    sta P_WDT_Ctrl
    sta P_WDT_Ctrl
    lda #C IRQOpt1_IRQ0ES ; INT0 is rising edge trigger, other are falling
    sta P_IRQ_Opt1
    sta P_IRQ_Opt1
    lda #$00          ; set LVR= 2.5V
    sta P_LVR_Opt
    sta P_LVR_Opt

```

5.2.5. Device Configuration Register

The SPMC65P2204A/2202A provides three bytes of registers for system configuration. These three registers will be written at the same time when programmer programs the OTP ROM; thus, the chip will start at proper state after power-on or external reset. Please reference to section 5.13 for the detailed setting and related registers.

5.2.6. Programmer Information Block

The SPMC65P2204/2202A provides 16 bytes of OTP memory for programmer to store their information. These 16 bytes range from \$7FF0 to \$7FFF.

Sunplus defines \$7FF0~\$7FF3 as the serial number and the remaining address as the free definition location which can record product information.

5.3. Clock Source

The SPMC65P2204A/2202A supports Crystal / Resonator, RC oscillator, or external clock sources, as shown in the following diagram. They can be selected by device configuration option register **P_MO** (\$7FE0). The detailed register setting of device configuration register is given in section 5.13 device configuration option.

Table 5.3.1 shows the resistor and capacitance value for RC oscillator. Programmer should use the suggested value to choose system clock. Note that when choosing Crystal / Resonator or external clock, the clock frequency will be divided by two after feeding into chip. It means if programmer wants to operate it at

8MHz, the crystal frequency or external clock frequency must be set to 16MHz.

[Table] 5.3.1 R-oscillator resistor vs. frequency table

Frequency (Hz)	Resistor (Ω), C=50PF
$F_{SYS} = 135K$	75K
$F_{SYS} = 195K$	51K
$F_{SYS} = 480K$	20K
$F_{SYS} = 0.9M$	10K
$F_{SYS} = 1.6M$	5.1K
$F_{SYS} = 2.25M$	3.3K




Figure 5.3-1 Three types of clock sources

5.4. Power Saving Mode

5.4.1. Introduction

To reduce the current consumption when system does not need to be active, STOP mode and HALT mode can be utilized. These two modes are able to reduce power consumption to save power. They also feature different wakeup time. Programmer has to choose suitable mode for applications. To transfer into STOP mode or HALT mode, programmer must double-write correspond value to Mode Control Register. For more information about STOP and HALT modes will be depicted in the next two sections.

The Fig. 5.4-1 shows the mode transfer for SPMC65P2204A/2202A. The system always starts from reset and operates in normal mode at beginning. Programmer can transfer the operating mode to STOP or HALT mode from normal mode. After entering STOP or HALT mode, the system can only be allowed back to normal mode. For example, if programmer wants to change it from HALT mode to STOP mode, the system has to be changed from HALT mode to normal mode first and then switched from normal mode to STOP mode. Same procedures are applied for switching from STOP mode to HALT mode.




Figure 5.4-1 Power saving mode operation

5.4.2. STOP Mode

The STOP mode function will disable all system clocks, including the clock generation circuit. Once the system enters the STOP mode, only the activated external interrupt events (from I/Os) or watchdog interrupt event can recover the normal operation from STOP mode. Be aware that if programmer sets the watchdog interrupt event as wakeup source, the power will be larger than disabling the watchdog and setting wakeup source from external interrupt.

In order to wait for the clock source to be stable, it will delay for a certain time when system receives an interrupt event. This delay time is set at 40ms in typical and will range from 20ms to 60ms. After the clock is stable, if programmer enables the interrupt exception (clear the interrupt flag in status register by CLI), the program will jump into exception routine immediately; otherwise,

the program will start from the next instruction of the STOP mode command. To confirm the interrupt event is able to wake the system up, the corresponding interrupt enabling bits must be set before entering the STOP mode.

If programmer uses the watchdog interrupt to recover the system, the on-chip watchdog RC oscillator clock must be activated before entering STOP mode. Besides, using watchdog to recover the system, programmer must set the watchdog interrupt rate properly to avoid system reset occurring at the clock stable time, as shown in Figure 5.4-3.

To enter STOP mode, programmer must write ##\$5A to mode control register (P_MODE_Ctrl) twice.




Figure 5.4-2 Enter STOP mode



SUNPLUS

SPMC65P2204A/2202A




Figure 5.4-3 Leave STOP mode by external interrupt




Figure 5.4-4 Leave STOP mode by watchdog with incorrect interrupt rate

5.4.3. HALT mode

The HALT mode will disable the CPU clock. The peripheral clock remains active so that the peripheral will keep running in HALT mode.

All interrupt sources will recover the normal operation from HALT mode. As STOP mode, if programmer enables the interrupt exception (clear the interrupt flag in status register by CLI), the

program will jump into exception routine immediately; otherwise, the system will run from the next instruction of the HALT mode command immediately. In HALT mode, there is no delay time from the wakeup event to CPU active.

To enter HALT mode, programmer must write #\$A5 to mode control register (P_MODE_Ctrl) twice.




Figure 5.4-5 Enter HALT mode




Figure 5.4-6 Leave HALT mode from interrupt

1). Mode Control Register (P_MODE_Ctrl, \$0031)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	Mode_Ctrl7	Mode_Ctrl6	Mode_Ctrl5	Mode_Ctrl4	Mode_Ctrl3	Mode_Ctrl2	Mode_Ctrl1	Mode_Ctrl0
ACCESS	R/W							
DEFAULT	0	0	0	0	0	0	0	0

Note: This byte must be double-write.

Bit [7:0]: **Mode ctrl [7:0]**: Operation mode control register

Read:

Data is always #\$00

Write (twice):

#\$5A = enter STOP mode

#\$A5 = enter HALT mode

#\$66 = reset all internal modules, except CPU

[Example] 5.4.1 Let MCU enter STOP mode

```

    lda    #C_MODE_STOP           ; STOP command
    sta    P_MODE_Ctrl
    sta    P_MODE_Ctrl
  
```

5.5. Interrupt

5.5.1. Introduction

The SPMC65P2204A/2202A provides seven types of interrupt sources with two interrupt levels. The seven types of interrupt sources are external interrupt, timer interrupt, watchdog interrupt, ADC Interrupt, time base interrupt and capture interrupt. The two interrupt levels are non-maskable interrupt and normal interrupt. They will be discussed in the following sections.

5.5.2. External Interrupt

There are two external interrupt sources in SPMC65P2204A/2202A. They are IRQ0 or IRQ1, which correspond to I/O port PB4 and PB5. These IRQ signals are combined with status and control registers to generate the maskable interrupt events to CPU.

For all external IRQ channels, each IRQ channel has individual interrupt control and status bits. Once an external interrupt takes place, the flag will be set and keep until programmer's program clears the flag. Besides setting corresponding interrupt control registers, programmer still needs to use 'CLI' instruction to clear the interrupt flag in status register in CPU.

The interrupt request signal will be generated after interrupt is enabled. Each IRQx has a register used to set the trigger mode of the interrupt event. The trigger mode can be selected as either edge trigger mode or level trigger mode. When the interrupt channel is enabled with edge trigger mode, an active transition edge on the external interrupt inputs will generate an interrupt. If the channel is enabled with level trigger mode, the active level of the external interrupt inputs will set the interrupt event until the active level condition is removed.

5.5.2.1. Non Maskable Interrupt

One of the two external interrupts can be configured into the source of non-maskable interrupt by NMI selection register (\$7FE3). Except the setting on NMI selection register, the

configuration and enable/control of the NMI interrupt source is the same as normal external interrupt.

When an external interrupt source is set into NMI interrupt, it can be used to trigger the NMI interrupt routine regardless of whether CPU is running. In other words, even the CPU is running an NMI interrupt routine, another NMI interrupt trigger signal will still interrupt current routine and start a new one. By this feature, external interrupt source that is set into NMI interrupt can only use edge trigger mode rather than level trigger mode. In other words, level trigger is illegal to NMI interrupt. This is to prevent overflow on the stack memory.

5.5.3. Peripheral Interrupt

Except the external interrupt, there are still five interrupt sources in SPMC65P2204A/2202A - Timer Interrupt, Watchdog Interrupt, ADC Interrupt, Real-time Interrupt and Capture Interrupt. These interrupts have individual status (occurred or not) and control (enable or not) registers. In general, once an interrupt event occurs, the corresponding flag bit will be set. If the related interrupt control bit is set to enable interrupt, an interrupt request signal will be generated and will be dealt by service routine. If the related interrupt control bit is disabled, programmer still can observe the corresponding flag bit, but no interrupt request signal will be generated. The interrupt flag bits must be cleared in the interrupt service routine to prevent program from deadlock in interrupt service routine. With any instruction, interrupts pending during the previous instruction is served.

The timer interrupt, real-time interrupt, watchdog interrupt, ADC interrupt and capture interrupt will be described in corresponding section.

[Table] 5.5.1 Interrupt source list

Source		Interrupt flag register	Interrupt control register	Source		Interrupt flag register	Interrupt control register
Timer Overflow	Timer0	T0OIF(\$000E.0)	T0OIE(\$000F.0)	External INT Input	IRQ0	IRQ0IF(\$000C.0)	IRQ0IE(\$000D.0)
	Timer1	T1OIF(\$000E.1)	T1OIE(\$000F.1)		IRQ1	IRQ1IF(\$000C.1)	IRQ1IE(\$000D.1)
Capture	Capture0	CAP0IF(\$000E.6)	CAP0IE(\$000F.6)	Analog	ADC	ADIF(\$000C.7)	ADIE(\$000D.7)
	Capture1	CAP1IF(\$000E.7)	CAP1IE(\$000F.7)		Interval Timer	ITVALIF(\$0026.5)	ITVALIE(\$0027.5)
Watchdog		WDIF(\$000C.6)	WDIE(\$000D.6)				




Figure 5.5-1 Interrupt triggered by IRQ0(PB4)




Figure 5.5-2 Leave interrupt routine

5.5.4. Interrupt register

1). Interrupt Flag Register0 (P_INT_Flag0, \$000C)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	ADIF	WDIF	0	0	0	0	IRQ1IF	IRQ0IF
ACCESS	R/W	R/W	-	-	-	-	R/W	R/W
DEFAULT	0	0	0	0	0	0	0	0

This flag is cleared by writing the corresponding bit by "1".

Bit 7	ADIF: A/D conversion interrupt flag 0 = no event 1 = event has occurred	Bit [5:2]	Reserved
		Bit 1	IRQ1IF: IRQ1 interrupt flag 0 = no event 1 = event has occurred
Bit 6	WDIF: Watchdog interrupt flag 0 = no event 1 = event has occurred	Bit 0	IRQ0IF: IRQ0 interrupt flag 0 = no event 1 = event has occurred

2). Interrupt Flag Register1 (P_INT_Flag1, \$000E)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	CAP1IF	CAP0IF	-	-	-	-	T1OIF	T0OIF
ACCESS	R/W	R/W	-	-	-	-	R/W	R/W
DEFAULT	0	0	0	0	0	0	0	0

This flag is cleared by writing the corresponding bit by "1".

Bit 7	CAP1IF: Capture1 interrupt flag 0 = no event 1 = event has occurred	Bit 0	0 = no event 1 = event has occurred
Bit 6	CAP0IF: Capture0 interrupt flag 0 = no event 1 = event has occurred	Bit 0	0 = no event 1 = event has occurred
Bit [5:2]	Reserved		
Bit 1	T1OIF: Timer1 overflow interrupt flag		

3). Interrupt Flag Register2 (P_INT_Flag2, \$0026)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	ITVALIF	-	-	-	-	-
ACCESS	-	-	R/W	-	-	-	-	-
DEFAULT	0	0	0	0	0	0	0	0

This flag is cleared by writing the corresponding bit by "1"

Bit [7:6]	Reserved	Bit [4:0]	Reserved
Bit 5	ITVALIF: Interval timer overflow interrupt flag 0 = no event 1 = event has occurred		
1			

4). Interrupt Control Register0 (P_INT_Ctrl0, \$000D)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	ADIE	WDIE	-	-	-	-	IRQ1IE	IRQ0IE
ACCESS	R/W	R/W	-	-	-	-	R/W	R/W
DEFAULT	0	0	0	0	0	0	0	0

Bit 7	ADIE: A/D converter interrupt enable bit 0 = interrupt disable 1 = interrupt enable	Bit 1	IRQ1IE: IRQ1 interrupt enable bit 0 = interrupt disable 1 = interrupt enable
Bit 6	WDIE: Watchdog interrupt enable bit 0 = interrupt disable 1 = interrupt enable	Bit 0	IRQ0IE: IRQ0 interrupt enable bit 0 = interrupt disable 1 = interrupt enable
Bit [5:2]	Reserved		

5). Interrupt Control Register1 (P_INT_Ctrl1, \$000F)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	CAP1IE	CAP0IE	-	-	-	-	T1OIE	T0OIE
ACCESS	R/W	R/W	-	-	-	-	R/W	R/W
DEFAULT	0	0	0	0	0	0	0	0

Bit 7 **CAP1IE:** Capture1 interrupt enable bit Bit 1 **T1OIE:** Timer1 overflow interrupt enable bit
 0 = interrupt disable 0 = interrupt disable
 1 = interrupt enable 1 = interrupt enable

Bit 6 **CAP0IE:** Capture0 interrupt enable bit Bit 0 **T0OIE:** Timer0 overflow interrupt enable bit
 0 = interrupt disable 0 = interrupt disable
 1 = interrupt enable 1 = interrupt enable

Bit [5:2] Reserved

6). Interrupt Control Register2 (P_INT_Ctrl2, \$0027)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	ITVALIE	-	-	-	-	-
ACCESS	-	-	R/W	-	-	-	-	-
DEFAULT	0	0	0	0	0	0	0	0

Bit [7:6] Reserved Bit [4:0] Reserved
 Bit 6 **ITVALIE:** Interval timer overflow interrupt enable bit
 0 = interrupt disable
 1 = interrupt enable

7). NMI Selection Register (P_NMI, \$7FE3)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	-	-	-	NMIS2	NMIS1	NMIS0
ACCESS	R	R	R	R	R	R	R	R
DEFAULT	1	1	1	1	1	1	1	1

Note: This byte can be found out of the FortisIDE mask option.

Bit [7:3] Reserved 100 = reserved
 Bit [2:0] **NMIS [2:0]:** Non-maskable interrupt source control bits 011 = reserved
 111 = disable 010 = reserved
 110 = reserved 001 = PB5 (IRQ1) is the NMI source
 101 = reserved 000 = PB4 (IRQ0) is the NMI source

8). IRQ Option1 Register (P_IRQ_Opt1, \$0034)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	-	-	IRQ1ES	IRQM1	IRQ0ES	IRQM0
ACCESS	-	-	-	-	R/W	R/W	R/W	R/W
DEFAULT	0	0	0	0	0	0	0	0

Note: This byte must be double-write.

Bit [7:4] Reserved 1 = rising edge trigger
 Bit 3 **IRQ1ES:** Edge select of IRQ2 IRQM1="1"
 IRQM1="0" 0 = low level trigger
 0 = falling edge trigger 1 = high level trigger

Bit 2	IRQM1: IRQ1 trigger mode select bit 0 = edge trigger 1 = level trigger	1 = rising edge trigger IRQM0="1" 0 = low level trigger 1 = high level trigger
Bit 1	IRQ0ES: Edge select of IRQ0 IRQM0="0" 0 = falling edge trigger	Bit 0 IRQM0: IRQ0 trigger mode select bit 0 = edge trigger 1 = level trigger

[Example] 5.5.1 Enable IRQ0 interrupt using rising edge trigger

```

set P_IRQ_Opt1, CB IRQOpt1 IRQ0ES           ; INT0 is rising edge trigger
set P_IRQ_Opt1, CB IRQOpt1 IRQ0ES
lda #$FF
sta P_INT_Flag0                            ; clear INT request flag
set P_INT_Ctrl0, CB INT IRQ0IE              ; enable IRQ0 INT (INT0)

```

5.6. RESET

5.6.1. Introduction

There are five types of reset resources for the system, Power-On Reset (POR), External Reset (ERST), Low Voltage Reset (LVR), Watchdog Timer Reset (WDR), Illegal Address Reset (IAR), and Software Reset. These reset sources can be concluded as external events and internal events. The external events are coming from power line or external trigger event. The internal events come from the program exceptions or internal software reset event. Table 5.6.1 shows the affected region for each reset source.

5.6.2. Power-On Reset (POR)

A POR is generated when VDD is rising from 0v. When VDD rises to an acceptable level (~1.45V), the power on reset circuit will start a power-on sequence. An internal counter will count about 40ms waiting for stable power, then another 40ms to wait for stable clock. After that, the system will operate in target speed and the system starts to activate.

The POR will reset whole chip and the registers. To take advantage of the POR, just connect the RESETB pin directly (or through the resistor) to VDD. This will eliminate external RC components usually needed to create a power-on reset.

5.6.3. External Reset (ERST)

The SPMC65P2204A/2202A provides an external pin to force the system returning to the initial status. The RESETB pin is used to connect an RC circuit, shown in Figure 5.6-1 Reset Circuit. This

pin is a low active signal. When the RESETB pin falls below 0.3 x VDD, system will be forced to enter reset state.

The external reset pulse width must be larger than 200ns at least. Any pulse shorter than 200ns will be filtered and taken no effect on system. If a reset pulse that is long enough to take effect, the reset will be extended to 40ms + (1024 x System clock), as shown in Figure 5.6-3.




Figure 5.6-1 Reset circuit

Note:

1. The diode D helps discharge the capacitor quickly when VDD powers down.
2. R1 < 40KΩ is recommended to ensure that voltage drop across R does not violate the device's electrical specification.
3. R4 = 33Ω to 1KΩ will limit any current flowing into RESETB to prevent ESD.

5.6.4. Low Voltage Reset (LVR)

The on-chip Low Voltage Reset (LVR) circuitry forces the system entering reset state when the MCU voltage falls below the specific LVR trigger voltage. This function prevents MCU from working at an invalid operating voltage range.

A device configuration register (\$7FE0.2) is used to enable or disable this function. If this function is enabled, the LVR circuit will monitor power level while chip is operating. If the power is lower than the specific level for a specific period, 1024 cycles of system clock, the system reset will be triggered. After the low power event is ended, the reset cycles of LVR will be extended with additional 1024 cycles of system clock.

Programmer can select low voltage reset level through LVRV40 (P_LVR_Opt, \$0036.0). If LVRV40 is set to 0, the low voltage reset level is 2.5V, else it is 4.0V.

In general, the P_SYS_Ctrl will not be cleared by LVR. In addition, the LVR event will be ignored while in POR reset cycle or in RESETB reset cycle.

The LVR will be disabled if the system is in STOP mode. It means if the power level drops too low in STOP mode, it will trigger a POR directly rather than a LVR.

5.6.5. Watchdog Timer Reset (WDR)

On-chip watchdog circuitry makes the device entering reset when MCU goes into unknown state without any watchdog clearance. This function prevents the MCU to be stuck in an abnormal condition. The WDT can be disabled or enabled through device configuration register (P_MO, \$7FE0). The internal reset of WDT will be generated by a time-out event of the WDT automatically when watchdog is enabled.

This reset signal uses the time base of WDT using the independent watchdog RC oscillator circuit and further dividing it by eight (wds[2:0] timing times 8). This signal will reset the CPU and restart the program, but no peripheral circuits will be reset. To avoid a WDT time-out reset, programmer has to write #\$55 to P_WDT_Clr periodically. If a reset signal is generated, it will also clear the WDT counter to restart the WDT, but the WDT reset flag will not be cleared.

Please refer to chapter 5.12.1 for detail operations of Watchdog timer.

5.6.6. Illegal Address Reset (IAR)

The SPMC65P2204A/2202A provides an Illegal Address Reset to prevent system from entering illegal address. An illegal address is defined as if an instruction op-code is fetched from neither an address in the working area nor an address in the stack area, or a write command is sent to the OTP ROM area. When an illegal address occurs, the system will trigger a reset to CPU and force CPU back to the beginning point of the program, but no peripheral circuit is reset.

5.6.7. Software Reset

In addition to the mentions above, SPMC65P2204A/2202A also provide a software command to reset system. All peripheral circuits will be reset to initial state when the programmer write #\$66 to P_Mode_Ctrl to trigger it, but nothing be changed in CPU status. The system will not be restart to the beginning point of the program. Therefore, in some urgent situation that the user can turn off all functions rapidly in this scheme as system is abnormal.

[Table] 5.6.1 Affected region for each reset source.

	POR	ERST	LVR	WDR	IAR	Software
CPU reset	Yes	Yes	Yes	Yes	Yes	No
Peripheral reset	Yes	Yes	Yes	No	No	Yes
P_IOA_Attrib	vvvvvvvv	vvvvvvvv	vvvvvvvv	xxxxxxxx	xxxxxxxx	vvvvvvvv
P_IOB_Attrib	vvvvvvvv	vvvvvvvv	vvvvvvvv	xxxxxxxx	xxxxxxxx	vvvvvvvv
P_SYS_Ctrl	100-00-0	x1x-xx-x	xx1-xx-x	xxx-1x-x	xxx-x1-x	xxx-xx-x
P_LVR_Opt	-----0	-----x	-----x	-----x	-----x	-----x

Note: v: depends on \$7FE2.IOINIT setting, x: no effect



SUNPLUS

SPMC65P2204A/2202A




Figure 5.6-2 Power-on reset sequence




Figure 5.6-3 External reset sequence




Figure 5.6-4 LVR reset sequence




Figure 5.6-5 Watchdog reset sequence




Figure 5.6-6 IAR reset sequence

1). System Control Register (P_SYS_Ctrl, \$0030)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	POR	ERST	LVR	-	WDR	IAR	-	0
ACCESS	R/W	R/W	R/W	-	R/W	R/W	-	R/W
DEFAULT	1	0	0	0	0	0	0	0

Note: This byte must be double-write.

Bit 7	POR: Power on reset flag 0 = no POR 1 = POR is occurred It is used to indicate the reset cycle is generated by power on reset. The POR will reset the whole internal blocks.	Bit 5	LVR: Low voltage reset flag 0 = no LVR 1 = LVR is occurred It is used to indicate the reset cycle generated by low voltage reset with period in case of the LVR being enabled by option. The LVR will reset the whole internal blocks, except this register.
Bit 6	ERST: External reset flag 0 = no ERST 1 = ERST is occurred It is used to indicate the reset cycle is generated by external reset input RESETB. The external reset will reset the whole internal blocks, except this register and P_LVR_Opt register.	Bit 4	Reserved

Bit 3	WDR: Watchdog timer reset flag 0 = no WDR 1 = WDR is occurred It is used to indicate the reset cycle is generated by WDT overflow reset in case of the WDT being enabled by option. The WDT reset will reset CPU, but not whole internal blocks.	Bit 2	IAR: Illegal address reset flag 0 = no IAR 1 = IAR is occurred It is used to indicate that the reset cycle is generated by IAR in case of the exception being detected. The IAR will reset CPU, but not whole internal blocks.
		Bit [1:0]	Reserved

Note: This flag is cleared by writing the corresponding bit by "1".

2). LVR Option Register (P_LVR_Opt, \$0036)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	-	-	-	-	-	LVRV40
ACCESS	-	-	-	-	-	-	-	R/W
DEFAULT	0	0	0	0	0	0	0	0

Note: This byte must be double-write.

Bit [7:1] Reserved

Note: This select bit can only be set once and will be cleared only when Power-on reset occurred.

Bit 0 **LVRV40:** LVR level select

0 = the LVR level is 2.5V

1 = the LVR level is 4.0V

[Example] 5.6.1 Enable low voltage reset on condition that operation voltage is bellow 4V.

```
set P_LVR_Opt,C_LVR_V40 ;set LVR=4.0V
set P_LVR_Opt,C_LVR_V40
```

[Example] 5.6.2 Save the value of P_SYS_Ctrl register and then clear it

```
lda P_SYS_Ctrl ; Read out reset flag
sta G_MWorkReg1
lda #$FF ; Clear Reset flag
sta P_SYS_Ctrl
sta P_SYS_Ctrl
```

5.7. I/O PORTS

5.7.1. Introduction

The SPMC65P2204A /2202A has two ports, Port A and Port B. These port pins may be multiplexed with an alternate function for the peripheral features on the device. In general, when an initial reset state, all ports are used as a general purpose input port. These I/O structures contain four parts: latch, data, direction and attribution registers. Each corresponding bit in these ports should be given a value.


The setting rules are as follows:

- The direction setting determines whether this pin is an input or an output.

- The attribute setting gives a feature to the pin, float / not float.
- The latch register setting affects the initial content of the pin. For input, it also determines the pull-high or pull-low setting. For output, it determines the output value. In addition, the bit-operation to the I/O port should be used for latch register avoiding error setting.
- The data register is used to read the value on the port, which can be different when programmer sets the port to input pull-high/pull-low. Writing to this register will also write to the latch register.

[Table] 5.7.1 I/O configurations

Direction (P_IOX_Dir)	Attribution (P_IOX_Attrib)	Data (P_IOX_Data)	Function	Description
0	0	0	Pull Low (WPD)	Input with pull-low
0	0	1	Pull High (WPU)	Input with pull-high
1	0	1	Output High	Output Data
1	0	0	Output Low	Output Data
X	1	X	Float	Input with float


Figure 5.7-1 Block diagram of I/O port

5.7.2. Port A

Port A is an 8-bit bi-directional I/O port. The I/O Port A has 8 programmable I/Os that are controlled by data register P_IOA_Data, direction control register P_IOA_Dir, and attribution register P_IOA_Attrib. P_IOA_Buf is used to store the data contents for output. To read the real IO value, programmer has to read P_IOA_Data. Each pin of Port A is shared with A/D converter pin. The default function of Port A is general purpose I/O.

[Table] 5.7.2 Port A function list

Port A Pin	BIT#	Shared function
PA0	Bit0	Input/Output or AN0 analog input
PA1	Bit1	Input/Output or AN1 analog input
PA2	Bit2	Input/Output or AN2 analog input
PA3	Bit3	Input/Output or AN3 analog input
PA4	Bit4	Input/Output or AN4 analog input
PA5	Bit5	Input/Output or AN5 analog input
PA6	Bit6	Input/Output or AN6 analog input
PA7	Bit7	Input/Output or AN7 analog input

1). Port A IO Register (P_IOA_Data, \$0000)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	P_IOA_Data							
ACCESS	R/W							
DEFAULT	00h							

Bit [7:0] P_IOA_Data: Port A value. Writing to this register will write to P_IOA_Buf.

2). Port A Latch Register (P_IOA_Buf, \$0059)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	P_IOA_Buf							
ACCESS	R/W							
DEFAULT	00h							

Bit [7:0] **P_IOA_Buf**: Port A latch register

3). Port A Direction Register (P_IOA_Dir, \$0004)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	P_IOA_Dir							
ACCESS	R/W							
DEFAULT	00h							

Bit [7:0] **P_IOA_Dir**: Port A direction register

0 = input

1 = output

4). Port A Attribution Register (P_IOA_Attrib, \$0008)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	P_IOA_Attrib							
ACCESS	R/W							
DEFAULT	00h							

Bit [7:0] **P_IOA_Attrib**: Port A attribution register

0 = not float

1 = input with float

[Example] 5.7.1 Set Port A[7:0] as output with low data.

lda #\$FF	; store accumulator with \$FF
sta P_IOA_Dir	
lda #\$00	
sta P_IOA_Attrib	
sta P_IOA_Data	

[Example] 5.7.2 Set Port A[7:0] as Input with pulling Low.

lda #\$00	; store accumulator with \$00
sta P_IOA_Dir	
sta P_IOA_Attrib	
sta P_IOA_Data	

5.7.3. Port B

Port B is a 7-bit bi-directional I/O port. The I/O Port B has 7 programmable I/Os, controlled by latch register P_IOB_Buf, direction control register P_IOB_Dir, and attribution register P_IOB_Attrib. P_IOB_Buf is used to store the data contents for output. Reading P_IOB_Data will get the real IO value. In addition, Port B is multiplexed with various special functions. After reset, the default setting for port B is used as general I/O ports.

PB6 and PB7 also support slew rate control function. This function is controlled by Slew rate control register (P_IO_Opt, \$0035). When slew rate enable bit is set to '1', the digital output on PB6 and PB7 will delay on falling edge with approximate 250ns which depended on system clock (F_{SYS}). The benefit of slew rate function is to prevent MCU from EMI when long distant transmission

[Table] 5.7.3 Port B function list

Port B Pin	BIT	Shared function
PB0	Bit0	Input/Output or Capture0 input (Timer0) or external event counter input (Timer0)
PB1	Bit1	Input/Output or Capture1 input (Timer1) or external event counter input (Timer1)
-	Bit2	Reserved
PB3	Bit3	Input/Output or Timer1 compare output or Timer1 PWM output
PB4	Bit4	Input/Output or external interrupt 0 input
PB5	Bit5	Input/Output or external interrupt 1 input
PB6	Bit6	Input/Output (slew rate control) or buzzer output
PB7	Bit7	Input/Output (slew rate control) or ADC top reference voltage

1). Port B Data Register (P_IOB_Data, \$0001)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	P_IOB_Data						-	P_IOB_Data
ACCESS	R/W						-	R/W
DEFAULT	00h							

Bit [7:0] **P_IOB_Data**: Port B Data value. Write to this register will write P_IOB_Buf.

Bit 2 Reserved

2). Port B Latch Register (P_IOB_Buf, \$005A)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	P_IOB_Buf						-	P_IOB_Buf
ACCESS	R/W						-	R/W
DEFAULT	00h							

Bit [7:0] **P_IOB_Buf**: Port B latch register

Bit 2 Reserved

3). Port B Direction Register (P_IOB_Dir, \$0005)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	P_IOB_Dir						-	P_IOB_Dir
ACCESS	R/W						-	R/W
DEFAULT	00h							

Bit [7:0] **P_IOB_Dir**: Port B direction register

0 = input

1 = output

Bit 2 Reserved

4). Port B Attribution Register (P_IOB_Attrib, \$0009)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	P_IOB_Attrib						-	P_IOB_Attrib
ACCESS	R/W						-	R/W
DEFAULT	00h							

Bit [7:0] **P_IOB_Attrib**: Port B attribution register

0 = not float

1 = input with float

Bit 2 Reserved

5). Slew Rate Control Register (P_IO_Opt, \$0035)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	-	-	-	-	-	SLOWE
ACCESS	-	-	-	-	-	-	-	R/W
DEFAULT	0	0	0	0	0	0	0	0

Note: This byte must be double-write.

Bit [7:1] Reserved

Bit 0 **SLOWE**: Slew rate controls enable selection bit

1 = the slew rate level of PB[7:6] is slow

0 = the slew rate level of PB[7:6] is normal.

(Without slew rate control)

[Example] 5.7.3 Set Port B[3:0] as output with low data, Port B[7:4] as input with pulling high.

```

lda    #$0F          ; store accumulator with $0F
sta    P_IOB_Dir
lda    #$00
sta    P_IOB_Attrib
lda    #$F0
sta    P_IOB_Data

```

[Example] 5.7.4 Set Port B[7:0] as input with float.

```

lda    #$FF          ; store accumulator with $FF
sta    P_IOB_Attrib

```

5.8. Timer Module

5.8.1. Introduction

Both SPMC65P2204A and SPMC65P2202A are equipped with 2 channels of Timers. Timer0 is 8-bit timers. Timer1 is 16-bit timers. All of these two are up-count timers. Timer1 contains one powerful

CCP (Capture/Compare/ PWM) functions, controlled by corresponding control registers. These functions can be easily configured. Each timer's function summary is shown as below:

[Table] 5.8.1 Summary of timer function for SPMC65P2204/2202A

	Timer/Event Counter		Capture		Compare		PWM
	8 bit	16 bit	8 bit	16 bit	8 bit	16 bit	
Timer 0	YES	None	Width	None	None	None	None
Timer 1	YES	YES	Width/Cycle	Width	YES	YES	12 bit

5.8.2. Timer0

Timer0 is an 8-bit Timer. This timer can be set to operate in internal clock with pre-scalar or external clock input. When the timer's counter rollovers from 255 to 0, an overflow interrupt will be generated to set the Timer0 interrupt flag and the timer's counter register will be reloaded with pre-loaded value.

The Timer0 module has the following features:

- Readable and writable
- Dedicated 8-stage pre-scalar timer
- Clock source selectable to be external or internal
- Interrupt-on-overflow from #\$FF to #\$00
- Supports 8-bit capture function

Figure 5.8-1 shows a simplified block diagram of the 8-bit timer.

Figure 5.8-2 show the timer overflow and interrupt position.

[Example] 5.8.1 Formula for 8-bit timer0

$$f_{T0} = \frac{F_{sys}}{\text{Timer_prescaler} \times (256 - \text{Timer_preload_value})}$$

f_{T0} : Timer overflow frequency




Figure 5.8-1 8-Bit timer block diagram




Figure 5.8-1 8-bit timer overflow

1). Timer0_1 Control Register0 (P_TMR0_1_Ctrl0, \$0011)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	T1FC2	T1FC1	T1FC0	-	-	T0FC1	T0FC0
ACCESS	-	R/W	R/W	R/W	-	-	R/W	R/W
DEFAULT	0	0	0	0	0	0	0	0

Bit 7 Reserved

001 = 8-bit timer
000 = disable

Bit [6:4] **T1FC[2 : 0]**: Timer 1 function configuration bits

Bit [2:3] Reserved

111 = 12-bit PWM

Bit [1:0] **T0FC[1 : 0]**: Timer0 function configuration bits

110 = 16-bit capture (width)

11 = 8-bit capture (width)

101 = 16-bit compare

10 = Reserved

100 = 16-bit timer

01 = 8-bit timer

011 = 8-bit capture (width, cycle)

00 = disable

010 = 8-bit compare

2). Timer0_1 Control Register1 (P_TMR0_1_Ctrl1, \$0012)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	T1PSC2	T1PSC1	T1PSC0	-	T0PSC2	T0PSC1	T0PSC0
ACCESS	-	R/W	R/W	R/W	-	R/W	R/W	R/W
DEFAULT	0	0	0	0	0	0	0	0

Bit 7 Reserved

Bit [2:0] T0PSC[2 : 0]: Timer0 pre-scale configuration bits

Bit [6:4] T1PSC[2 : 0]: Timer1 pre-scale configuration bits

111 = external event

110 = $F_{SYS} \div 512$ 110 = $F_{SYS} \div 512$ 101 = $F_{SYS} \div 128$ 101 = $F_{SYS} \div 128$ 100 = $F_{SYS} \div 32$ 100 = $F_{SYS} \div 32$ 011 = $F_{SYS} \div 8$ 011 = $F_{SYS} \div 8$ 010 = $F_{SYS} \div 4$ 010 = $F_{SYS} \div 4$ 001 = $F_{SYS} \div 2$ 001 = $F_{SYS} \div 2$ 000 = F_{SYS} 000 = F_{SYS} F_{SYS} : Frequency of system

Bit 3 Reserved

3). Timer0 Count Register (P_TMR0_Count, \$0013)

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
8-bit Timer	W	TOPLV_7	TOPLV_6	TOPLV_5	TOPLV_4	TOPLV_3	TOPLV_2	TOPLV_1
	R	T0R_7	T0R_6	T0R_5	T0R_4	T0R_3	T0R_2	T0R_1
8-bit Capture	W	TOPLV_7	TOPLV_6	TOPLV_5	TOPLV_4	TOPLV_3	TOPLV_2	TOPLV_1
	R	T0CWV_7	T0CWV_6	T0CWV_5	T0CWV_4	T0CWV_3	T0CWV_2	T0CWV_1
DEFAULT	0	0	0	0	0	0	0	0

Bit [7:0] P_TMR0_Count[7:0]: Timer0 data register0

8-bit timer mode:

Write: Timer0 pre-load value TOPLV_[7:0]

Read: Timer0 register T0R_[7:0]

8-bit capture mode:

Write: Timer0 pre-load value TOPLV_[7:0]

Read: Timer0 capture width value T0CWV_[7:0]

[Example] 1.1.2 Set Timer0 as 8-bit timer operation and generate 1m second overflow.

```
lde #6 ; Before starting timer, set Timer0 counter initial value first  
sta P_TMR0_Preload  
  
lde #C_T0FCS_Div_32 ; Set Timer0 clock source is Fsys/32  
sta P_TMR0_1_Ctrl1  
  
lde #C_T08B_Timer ; Set Timer0 is 8-bit timer  
sta P_TMR0_1_Ctrl0  
  
lde #6 ; Set Timer0 preload counter= 256-6= 250  
sta P_TMR0_Preload ; Fsys(8MHz)/32/250= 1KHz(1ms)
```

5.8.3. Timer1

Timer1 can be used as a 16-bit timer or 8-bit timer. When it is used as an 8-bit timer, its function is the same as Timer0. If it is configured into 16-bit timer mode, a 16-bit timer counter is increased from reload value to 65535. When timer rollovers from 65535 to 0, it would trigger a timer overflow interrupt, and the timer's counter register will be reloaded with pre-load value.

Note that since this chip equips an 8-bit CPU and the data bus width is 8-bit, program cannot access 16-bit data simultaneously. In order to overcome this limitation in 16-bit timer/counter mode, the timer MSB (Most Significant Byte) data register is designed with extra read/write buffer, which is shown in Figure 5.8-3. Programmer must read the LSB byte first so that the MSB byte is buffered automatically. This buffered value remains unchanged

until MSB byte is read. After program reads the MSB byte, the 16-bit read sequence is completed. Moreover, programmer must write the MSB byte first and then the LSB byte. The MSB byte will be buffered automatically. This buffered value remains unchanged until the LSB byte is written. The MSB byte and LSB byte will be written into corresponding registers simultaneously. After the LSB byte is written, the 16-bit write sequence is completed.

Moreover, Timer1 shares control register with Timer0. Please refer to Timer0's register for Timer1's control.

The Timer1 module has the following features:

- Readable and writable
- Dedicated 8-stage pre-scalar timer

- Clock source selectable to be external or internal
- Selectable 8-bit/16-bit timer mode
- Interrupt-on-overflow from #\$FF to #\$00 in 8-bit mode and #FFFF to #\$0000 in 16-bit mode
- Supports 8-bit/16-bit capture function
- Supports 8-bit/16-bit compare function
- Supports 12-bit PWM function

Figure 5.8-3 shows the 16-bit timer access method.

Figure 5.8-4 shows a simplified block diagram of the 16-bit timer.

Figure 5.8-5 shows the timer overflow and interrupt position.




Figure 5.8-2 16-Bit timer access method diagram




Figure 5.8-3 16-bit timer block diagram




Figure 5.8-4 16-bit timer overflow

4). Timer1 Count Register (P_TMR1_Count, \$0015)

Bit		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
8/16-bit Timer	W	T1PLV_7	T1PLV_6	T1PLV_5	T1PLV_4	T1PLV_3	T1PLV_2	T1PLV_1	T1PLV_0
	R	T1R_7	T1R_6	T1R_5	T1R_4	T1R_3	T1R_2	T1R_1	T1R_0
8/16-bit Compare	W	T1COV_7	T1COV_6	T1COV_5	T1COV_4	T1COV_3	T1COV_2	T1COV_1	T1COV_0
	R	T1R_7	T1R_6	T1R_5	T1R_4	T1R_3	T1R_2	T1R_1	T1R_0
8/16-bit Capture	W	T1PLV_7	T1PLV_6	T1PLV_5	T1PLV_4	T1PLV_3	T1PLV_2	T1PLV_1	T1PLV_0
	R	T1CWV_7	T1CWV_6	T1CWV_5	T1CWV_4	T1CWV_3	T1CWV_2	T1CWV_1	T1CWV_0
12-bit PWM	W	T1PPV_7	T1PPV_6	T1PPV_5	T1PPV_4	T1PPV_3	T1PPV_2	T1PPV_1	T1PPV_0
	R	T1PPV_7	T1PPV_6	T1PPV_5	T1PPV_4	T1PPV_3	T1PPV_2	T1PPV_1	T1PPV_0
DEFAULT		0	0	0	0	0	0	0	0

Bit [7:0] P_TMR1_Count [7:0]: Timer1 data register0

8/16-bit capture mode:

Write: Timer1 pre-load value T1PLV_[7:0]

Read: Timer1 capture width value T1CWV_[7:0]

8/16-bit timer mode:

Write: Timer1 pre-load value T1PLV_[7:0]

Read: Timer1 register T1R_[7:0]

8/16-bit compare mode:

Write: Timer1 compare value T1COV_[7:0]

Read: Timer1 register T1R_[7:0]

12-bit PWM mode:

Write: Timer1 PWM period value T1PPV_[7:0]

Read: Timer1 PWM period value T1PPV_[7:0]

5). Timer1 Count Register (P_TMR1_CountHi, \$0016)

Bit		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
16-bit Timer	W	T1PLV_15	T1PLV_14	T1PLV_13	T1PLV_12	T1PLV_11	T1PLV_10	T1PLV_9	T1PLV_8
	R	T1R_15	T1R_14	T1R_13	T1R_12	T1R_11	T1R_10	T1R_9	T1R_8
16-bit Compare	W	T1COV_15	T1COV_14	T1COV_13	T1COV_12	T1COV_11	T1COV_10	T1COV_9	T1COV_8
	R	T1R_15	T1R_14	T1R_13	T1R_12	T1R_11	T1R_10	T1R_9	T1R_8
16-bit Capture	W	T1PLV_15	T1PLV_14	T1PLV_13	T1PLV_12	T1PLV_11	T1PLV_10	T1PLV_9	T1PLV_8
	R	T1CWV_15	T1CWV_14	T1CWV_13	T1CWV_12	T1CWV_11	T1CWV_10	T1CWV_9	T1CWV_8
8-bit Capture	W	T1PLV_15	T1PLV_14	T1PLV_13	T1PLV_12	T1PLV_11	T1PLV_10	T1PLV_9	T1PLV_8
	R	T1CCV_7	T1CCV_6	T1CCV_5	T1CCV_4	T1CCV_3	T1CCV_2	T1CCV_1	T1CCV_0
12-bit PWM	W	T1PDV_11	T1PDV_10	T1PDV_9	T1PDV_8	T1PPV_11	T1PPV_10	T1PPV_9	T1PPV_8
	R	T1PDV_11	T1PDV_10	T1PDV_9	T1PDV_8	T1PPV_11	T1PPV_10	T1PPV_9	T1PPV_8
DEFAULT		0	0	0	0	0	0	0	0

Bit [7:4] **P_TMR1_CountHi** [7:4]: Timer1 data register1

16-bit timer mode:

Write: Timer1 pre-load value T1PLV_[15:12]

Read: Timer1 register T1R_[15:12]

16-bit compare mode:

Write: Timer1 compare value T1COV_[15:12]

Read: Timer1 register T1R_[15:12]

16-bit capture mode:

Write: Timer1 pre-load value T1PLV_[15:12]

Read: Timer1 capture width value T1CWV_[15:12]

8-bit capture mode:

Write: Timer1 pre-load value T1PLV_[15:12]

Read: Timer1 capture cycle value T1CCV_[7:4]

12-bit PWM mode:

Write: Timer1 PWM duty value T1PDV_[11:8]

Read: Timer1 PWM duty value T1PDV_[11:8]

Bit [3:0] **P_TMR1_CountHi** [3:0]: Timer1 data register1

16-bit timer mode:

Write: Timer1 pre-load value T1PLV_[11:8]

Read: Timer1 register T1R_[11:8]

16-bit compare mode:

Write: Timer1 compare value T1COV_[11:8]

Read: Timer1 register T1R_[11:8]

16-bit capture mode:

Write: Timer1 pre-load value T1PLV_[11:8]

Read: Timer1 capture width value T1CWV_[11:8]

8-bit capture mode:

Write: Timer1 pre-load value T1PLV_[11:8]

Read: Timer1 capture cycle value T1CCV_[3:0]

12-bit PWM mode:

Write: Timer1 PWM period value T1PPV_[11:8]

Read: Timer1 PWM period value T1PPV_[11:8]

6). Timer1 Low Byte Duty Register (P_TMR1_PWMDDuty, \$0017)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	T1PDV_7	T1PDV_6	T1PDV_5	T1PDV_4	T1PDV_3	T1PDV_2	T1PDV_1	T1PDV_0
ACCESS	R/W							
DEFAULT	0	0	0	0	0	0	0	0

Bit [7:0] **P_TMR1_PWMDDuty** [7:0]: Timer1 data register2

12-bit PWM mode:

Write: Timer1 PWM duty value T1PDV_[7:0]

Read: Timer1 PWM duty value T1PDV_[7:0]

[Example] 1.1.3 Set Timer1 as 16-bit timer operation and generate 10ms overflow.

lda #253	; Before starting timer, set Timer1 counter initial value first
sta P_TMR1_PreloadHi	; Set high byte initial value first
lda #143	
sta P_TMR1_Preload	; Set low byte initial value later
lda #C_T1FCS_Div_128	; Set Timer1 clock source is Fsys/128
sta P_TMR0_1_Ctrl1	
lda #C_T116B_Timer	; Set Timer1 is 16-bit timer
sta P_TMR0_1_Ctrl0	
lda #253	; 1'st set Timer1 preload high byte counter= 2x 256= 512
sta P_TMR1_PreloadHi	
lda #143	; 2'nd set Timer1 preload low byte counter= 256-143= 113
sta P_TMR1_Preload	; Fsys(8Mhz)/128/625= 100Hz(10ms)

5.9. Capture/Compare/PWM (CCP) Function

SPMC65P2204A/2202A provides powerful CCP functions. These CCP functions are combined with timer modules. Within different length of the timer's counter bits, each timer of SPMC65P2204A/2202A provides different CCP functions. In general, there are five CCP modes - 8-bit compare mode, 16-bit compare mode, 8-bit capture mode, 16-bit capture mode, and 12-bit PWM mode.

[Table] 5.9.1 CCP mode – timer resource

Function	Timer Resource
8-bit compare	Timer1
16-bit compare	Timer1
8-bit capture	Timer0, Timer1
16-bit capture	Timer1
12-bit PWM	Timer1

5.9.1. 8-Bit Compare Mode

The 8-bit compare mode is supported by Timer1. When Timer1 is set to 8-bit compare mode, the compare data can be set by P_TMR1_Comp (\$0015). Timer1 uses the compare data as the starting number and generates the overflow interrupt when timer goes overflow. The compare module toggles the output level of PB3 when the overflow interrupt is generated. This sequence will keep running till the timer is stopped. In other words, the duty of compare output is fixed to 50% and the frequency of the compare output is half of the timer overflow rate. The compare operation is shown in figure 5.9-1.

[Example] 5.9.1 Formula for 8-bit compare output

$$f_{\text{Comp}} = \frac{F_{\text{sys}}}{\text{Timer_prescaler} \times (256 - \text{Timer_Compare_value})} \times \frac{1}{2}$$

f_{Comp} : Compare output frequency




Figure 5.9-1 8-bit compare waveform

5.9.2. 16-Bit Compare Mode

The 16-bit compare mode is supported by Timer1. The compare data can be set by P_TMR1_Comp (\$0015) and P_TMR1_CompHi (\$0016) when Timer1 is set to 16-bit compare mode. The Timer1 uses the compare data as the starting number, and generates the overflow interrupt when timer goes overflow.

The compare module toggles the output level of PB3 when the

overflow interrupt is generated. This sequence will keep running till the timer is stopped. In other words, the duty of compare output is fixed to 50% and the frequency of the compare output is half of the timer overflow rate. The compare operation is shown in figure 5.9-2.




Figure 5.9-2 16-bit compare Waveform

[Example] 5.9.2 Set Timer1 as 16-bit compare operation and generate compared output

```

lda #253 ; Before starting timer, set Timer1 counter initial value first
sta P_TMR1_PreloadHi ; Set high byte initial value first
lda #143
sta P_TMR1_Preload ; Set low byte initial value later
lda #C_T1FCS_Div_128 ; Set Timer1 clock source is Fsys/128
sta P_TMR0_1_Ctrl
lda #C_T116B_COMP ; Set Timer1 is 16-bit compare output
sta P_TMR0_1_Ctrl0
lda #253 ; 1'st set Timer1 preload high byte counter= 2x 256= 512
sta P_TMR1_PreloadHi
lda #143 ; 2'nd set Timer1 preload low byte counter= 256-143= 113
sta P_TMR1_Preload ; Fsys(8Mhz)/128/625= 100Hz(10ms)on PB3

```

5.9.3. 8-Bit Capture Mode

All of the two timers in SPMC65P2204A/2202A can be used for 8-bit capture mode. When timer is in an 8-bit capture mode, Capture input pin must be set as input mode and then acts as the capture event input. The capture polarity and interrupt evoke polarity are selected by capture control register (P_CAP_Ctrl, \$0058).

There is still a difference in 8-bit Capture mode between Timer0 and Timer1. The Time0 is 8-bit timer, so it can only be used for pulse width measurement since it only have one byte of register to store capture data. The Timer1 is 16-bit timers so that it can be used to measure both width and cycle of a pulse. The 8-bit capture operation is shown in figure 5.9-3.

The capture module also provides a hold function for programmer to catch input signal once. By setting the P_CAP_Ctrl.CAPOPT to 1, the input signal will only be captured once. After first capture, the data will be held till programmer reading them out. Once programmer reads the capture data, the input signal will be captured and hold again. This feature can be used to measure single pulse width/cycle.

[Example] 5.9.3 Formula for 8-bit capture using Timer0

Capture Width=(P_TMR0_Cap +1) x Timer Pre-scale

[Example] 5.9.4 Formula for 8-bit capture using Timer1



Capture Width=(P_TMR1_Cap +1) x Timer Pre-scale

Capture Cycle=(P_TMR1_CapCycle8 +1) x Timer Pre-scale

7). Capture Control Register (P_CAP_Ctrl, \$0058)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	CAPOPT	-	-	-	CAPIP1	CAP1PO	CAP1ES	CAP0ES
ACCESS	R/W	-	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT	0	0	0	0	0	0	0	0

- Bit 7: **CAPOPT**: Capture data hold option bit.
 1 = hold capture data
 0 = update captured date if new data is received
- Bit [6:4] Reserved
- Bit 3: **CAPIP1**: Capture1 interrupt evoke polarity selection bit
 1 = be same with CAP1ES edge setting
 0 = be opposite to CAP1ES edge setting
- Bit 2: **CAPIPO**: Capture0 interrupt evoke polarity selection bit
 1 = be same with CAP0ES edge setting
 0 = be opposite to CAP0ES edge setting
- Bit 1: **CAP1ES**: Polarity edge selection bit in Capture1 of Timer1
 1 = falling edge clear counter
 0 = rising edge clear counter
- Bit 0: **CAP0ES**: Polarity edge selection bit in Capture0 of Timer0
 1 = falling edge clear counter
 0 = rising edge clear counter


Figure 5.9-3 8-Bit capture waveform

Figure 5.9-4 8-Bit capture and hold waveform

[Example] 5.9.5 Set Timer0 as 8-bit capture operation.

```

lde #C_T0FCS_Div_512 ; Set Timer0 clock source is Fsys/512(15.6KHz~61Hz measurement)
sta P_TMR0_1_Ctrl1
lde #C_T08B_CAP ; Set Timer0 is 8-bit capture
sta P_TMR0_1_Ctrl0
lde #(C_CAP_IP0+C_CAP0_ES) ; Falling edge sample data, falling edge CAP0 int evoke.
sta P_CAP_Ctrl ; => Input pulse low width measurement on PB0

```

5.9.4. 16-bit Capture Mode

The Timer1 supports 16-bit wide capture mode. The 16-bit capture operation is the same as 8-bit capture, except timer registers can be counted to 16 bit-wide and only the pulse width can be measured.

[Example] 5.9.6 Formula for 16-bit capture using Timer1

$$\text{Capture Width} = ((P_{TMR1_CapHi}, P_{TMR1_Cap}) + 1) \times \text{Timer Pre-scale}$$




Figure 5.9-5 16-bit capture waveform

[Example] 5.9.7 Set Timer1 as 16-bit capture operation.

```

lde #C_T1FCS_Div_128 ; Set Timer1 clock source is Fsys/128(62.5KHz~1Hz measurement)
sta P_TMR1_Ctrl1
lde #C_T116B_CAP ; Set Timer1 is 16-bit capture
sta P_TMR1_Ctrl0
lde (C_CAP_IP1+C_CAP1_ES) ; Falling edge sample data, falling edge CAP1 int evoke.
sta P_CAP_Ctrl ; => Input pulse low width measurement on PB1

```

5.9.5. 12-bit PWM Mode

SPMC65P2204A/2202A provides one high-speed PWM (Pulse Width Modulation) modules that is shared with Timer1. When Timer1 function configuration registers are set as PWM, the PB3 will become the PWM output pin automatically. The PWM module can output a 12-bit resolution PWM waveform. The registers for setting PWM period are composed of the value in P_TMR1_PWMPeriod[3:0] and P_TMR1_PWM_Period[7:0] and the PWM duty is composed of the

value in P_TMR1_PWMPeriod[7:4] and P_TMR1_PWMPeriod[7:0]. The higher 4-bit period value P_TMR1_PWMPeriod[3:0] should be written first before writing the lower 8-bit period value to P_TMR1_PWMPeriod[7:0]. So it is for the setting of duty value, programmer has to set P_TMR1_PWMPeriod[7:4] first before setting P_TMR1_PWMPeriod[7:0]. This way is the same as the 16-bit timer writing method.

The following table shows the relation of resolution and frequency. It supports programmer to choose PWM frequency with suit resolution.

[Table] 5.9.2 Resolution vs. PWM frequency

Resolution	PWM Frequency		
	Pre-Scale= $= F_{sys} \div 1$	Pre-Scale= $= F_{sys} \div 2$	Pre-Scale= $= F_{sys} \div 4$
12-Bit operation	1.95KHZ	975HZ	487HZ
11-Bit operation	3.9 KHZ	1.95KHZ	975HZ
10-Bit operation	7.8 KHZ	3.9 KHZ	1.95KHZ
9-Bit operation	15.6 KHZ	7.8 KHZ	3.9 KHZ

Note: System operation at 8MHz

[Example] 5.9.8 Formula for 12-bit PWM using Timer1

PWM Period = (P_TMR1_DutyPeriod [3:0]: P_TMR1_PWMPeriod [7:0]) x Timer Pre-scale

PWM Duty = (P_TMR1_DutyPeriod [7:4]: P_TMR1_PWMPeriod [7:0]) x Timer Pre-scale




Figure 5.9-6 12-Bit PWM operating waveform




Figure 5.9-7 12-Bit PWM reload waveform




Figure 5.9-8 12-Bit PWM transient waveform

[Example] 5.9.9 Set Timer1 as 12-bit PWM operation and generate PWM output on PB3.

```

lda #$70                                ; Before starting timer, set Timer1 counter initial value first
sta P_TMR1_DutyPeriod                   ; Set duty value
ldc #$00
sta P_TMR1_PWMPeriod                    ; Set Period value
ldc #$FF
sta P_TMR1_PWM_Duty
ldc #C_T1FCS_Div_8                      ; Set Timer1 clock source is Fsys/8
sta P_TMR0_1_Ctrl1
ldc #C_T112B_PWM                         ; Set Timer1 is 12-bit PWM
sta P_TMR0_1_Ctrl0
ldc #$70
sta P_TMR1_DutyPeriod                   ; PWM duty $7FF, PWM period $1000
ldc #$00
sta P_TMR1_PWMPeriod
ldc #$FF
sta P_TMR1_PWM_Duty                     ; PWM output 244Hz 50% duty ratio on PB3

```

5.10. Analog Module

5.10.1. A/D Converter

5.10.1.1. Introduction

SPMC65P2204A/2202A is embedded with a 10-bit 9-channel ADC. It is used for many applications such as touch panel, battery power detection, and etc. For speech record, an external AGC is needed. The channel inputs of ADC are shared with PA bit7-bit0 and PB bit7 that is also shared with top reference voltage.

P_AD_Ctrl0, P_AD_Ctrl1 and P_AD_Ctrl2 are the control registers for A/D converter. The P_AD_Ctrl0 controls the setting of A/D converter module. The analog reference voltage can be selected from external voltage input on PB7 or internal voltage VDD via ADVRT bit in P_AD_Ctrl0 register. The converter speed of the

ADC can be selected from P_AD_Ctrl0. Be careful to choose A/D clock speed, it should be lower than 1.4MHZ to satisfy A/D hardware requirement. P_AD_Ctrl1 is used to configure PA[7:0] pin as analog pin for A/D or digital pin for I/O. Programmer has to set P_AD_Ctrl1 first before using the I/O port as A/D input pin; otherwise, the A/D value will be incorrect. The P_AD_Ctrl2 is used to select current channel for conversion.

The processing of conversion is started when the ADRDY bit is written to "0". When the conversion is success, the ADRDY bit will set to "1" automatically.




Figure 5.10-1 A/D converter block diagram

5.10.1.2. ADC Register

1). ADC Control Register 0 (P_AD_Ctrl0, \$0028)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	ADEN	ADVRT	0	0	ADCS2	ADCS1	ADCS0	ADRDY
ACCESS	R/W	R/W	-	-	R/W	R/W	R/W	R/W
DEFAULT	0	0	0	0	0	1	1	0

Bit 7 **ADEN:** ADC enable bit

0 = ADC function is disabled

1 = ADC function is enabled

Bit 0 **ARDY/STARTB:** ADC ready or start control bit

Read: ADC ready status bit

1: ADC is ready and waiting for next conversion.

Bit 6 **ADVRT:** ADC top reference voltage source selection

1 = external voltage (PB7) as top reference voltage

0 = Vdd as top reference voltage

0: ADC is busy, ie. ADC is converting data.

Write: ADC start bit

1: no effect

Bit [5:4] Reserved

0: ADC start conversion

Bit [3:1] **ADCS[2:0]** : ADC clock selection bits

$$111 = F_{\text{SYS}} \div 256$$

$$110 = F_{\text{SYS}} \div 128$$

$$101 = F_{\text{SYS}} \div 64$$

$$100 = F_{\text{SYS}} \div 32$$

$$011 = F_{\text{SYS}} \div 16$$

$$010 = F_{\text{SYS}} \div 8$$

$$001 = F_{\text{SYS}} \div 4$$

$$000 = F_{\text{SYS}} \div 2$$

F_{SYS} : frequency of system clock

2). ADC Control Register 1 (P_AD_Ctrl1, \$29)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
ACCESS	R/W							
DEFAULT	0	0	0	0	0	0	0	0

Bit [7:0]: **PCFG:** ADC channel configuration control bits

These bits are used to configure A/D channel as analog pins of digital pins.

PCFG3:

1 = analog input (AN3)
0 = digital input (PA3)

PCFG7:

1 = analog input (AN7)
0 = digital input (PA7)

PCFG2:

1 = analog input (AN2)
0 = digital input (PA2)

PCFG6:

1 = analog input (AN6)
0 = digital input (PA6)

PCFG1:

1 = analog input (AN1)
0 = digital input (PA1)

PCFG5:

1 = analog input (AN5)
0 = digital input (PA5)

PCFG0:

1 = analog input (AN0)
0 = digital input (PA0)

PCFG4:

1 = analog input (AN4)
0 = digital input (PA4)

3). ADC Control Register 2 (P_AD_Ctrl2, \$002A)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	ADCE	ADS3	ADS2	ADS1	ADS0	0	0	PCFG8
ACCESS	R/W	R/W	R/W	R/W	R/W	-	-	R/W
DEFAULT	0	0	0	0	0	0	0	0

Bit 7: **ADCE:** ADC power control bit. This bit is used to enable the bias circuit of AD converter.

0101 = select channel 5 (AN5)

0 = Disable

0110 = select channel 6 (AN6)

1 = Enable

0111 = select channel 7 (AN7)

Bit [6:3]: ADC current conversion channel selection bits

1000 = select channel 8 (AN8)

0000 = select channel 0 (AN0)

Otherwise = reserved

0001 = select channel 1 (AN1)

Bit [2:1]: Reserved

0010 = select channel 2 (AN2)

Bit 0 **PCFG8:**

0011 = select channel 3 (AN3)

1 = analog input (AN8)

0100 = select channel 4 (AN4)

0 = digital input (PB7)

4). ADC Result Register High byte (P_AD_DataHi, \$002B)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME					P_AD_DataHi			
ACCESS					R/W			
DEFAULT					00h			

Bit [7:0] **P_AD_DataHi:** These bits are the most significant 8 bits of converted data.

5). ADC Result Register Low byte (P_AD_DataLo, \$002C)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	P_AD_DataLo	-	-	-	-	-	-	-
ACCESS	R/W	-	-	-	-	-	-	-
DEFAULT	0	0	-	-	-	-	-	-

Bit [7:6] **P_AD_DataLo**: These bits are the least significant 2 bits of converted data.

Bit [5:0] Reserved

5.10.1.3. ADC Converting Flow

Following figure shows the process of AD module operation.




Figure 5.10-2 Process of A/D module operation

[Example] 5.10.1: Enable A/D converter

```

lde    #C_AD_Pin0           ; PA0 is analog input
sta    P_AD_Ctrl1
lde    #(C_AD_CE+ C_AD_Ch0) ; Select AN0
sta    P_AD_Ctrl2           ; select channel 0
jsr    F_Delay5ms          ; Delay 5.0 msec
lde    #(C_AD_EN + C_AD_CS_8)
sta    P_AD_Ctrl0           ; ADC enable, ADC clock = Fsys / 8
lde    P_AD_Ctrl0
and   #11111110B            ; Start convert
sta    P_AD_Ctrl0

```

5.11. Other On-Chip Peripherals

5.11.1. Watchdog

The purpose of a watchdog timer is preventing the system from entering a software dead lock loop. A software dead lock loop usually is generated by a program logic error or external interference.

The watchdog circuit contains an up-counter which uses a 25KHz clock as its clock source. The 25KHz clock, so called SLOWCK, is generated from an internal RC oscillator. Within a certain period, watchdog counter must be cleared. If the watchdog timer is not cleared for a setting time, watchdog circuit will issue an interrupt to CPU. The watchdog keeps running and issuing interrupt periodically if CPU does not answer the interrupt. After eight interrupts are issued, a reset signal will apply to CPU to reset the program counter and status registers in CPU to restart the program. This system protects the system from incorrect code execution by launching a CPU reset when the watchdog timer overflows. To prevent watchdog overflow, programmer's program must clear the watchdog timer period. For SPMC65P2204A/2202A

devices, watchdog function can be enabled or disabled by Device Configuration Register (P_MO, \$7FE0). The Watchdog Timer Block Diagram is shown in figure Fig. 5.11-1.

The watchdog can also be used to wake from STOP mode. Through Watchdog Control Register (P_WDT_Ctrl, \$0032), programmer can keep watchdog enabled when system enters STOP mode. Programmer can use this function to wake up system period. But as discussed in section 5.4.2, the watchdog interrupt frequency has to set properly to avoid watchdog reset occurs when system is waiting for clock source to be stable.

Feature:

- 8 stage selectable interrupt rates ranged from 195Hz to 1.5Hz
- Resets CPU after 8 interrupt signals are issued
- Can be used as a wakeup source in STOP mode
- Hardware watchdog enable/disable selected from device configuration registers.




Figure 5.11-1 Watchdog timer block diagram

1). Watchdog Control Register (P_WDT_Ctrl, \$0032)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	SCKEN	WDS2	WDS1	WDS0	-	-	-	-
ACCESS	R/W	R/W	R/W	R/W				
DEFAULT	1	1	1	1	0	0	0	0

Bit 7 **SCKEN:** Slow clock enable bit in stop mode

0 = disable in stop mode

1 = enable in stop mode

011 = $F_{SLOW} \div 1024$

100 = $F_{SLOW} \div 2048$

101 = $F_{SLOW} \div 4096$

Bit [6:4] **WDS [2:0]:** Select bits of watchdog interrupt rate

000 = $F_{SLOW} \div 128$

001 = $F_{SLOW} \div 256$

010 = $F_{SLOW} \div 512$

110 = $F_{SLOW} \div 8192$

111 = $F_{SLOW} \div 16384$

F_{SLOW} : internal build-in RC oscillator, typical frequency is 25kHz.

WDS[2:0]	Watch Dog Reset (Hz)	Watch Dog Interrupt Clock (Hz)
000	195/8	195
001	97/8	97
010	48/8	48
011	24/8	24
100	12/8	12
101	6/8	6
110	3/8	3
111	1.5/8	1.5

2). Watchdog Clear Register (P_WDT_Clr, \$0010)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	P_WDT_Clr							
ACCESS	W							
DEFAULT	00h							

Bit [7:0] **P_WDT_Clr**: Watchdog clear register

It is used to clear watchdog timer by writing “##55” to this register.

[Example] 5.11.1 Enable watchdog function

```

lda    #C_WDT_Div_16384          ; WDI= Fslow(25KHz)/16384= 1.5Hz
sta    P_WDT_Ctrl
sta    P_WDT_Ctrl
lda    #$FF
sta    P_INT_Flag0              ; Clear INT request flag
set    P_INT_Ctrl0,CB_INT_WDIE  ; Enable WDT INT.

```

5.11.2. Time Base Interval Timer

SPMC65P2204A/2202A provides a 23-bit time base Interval timer with 15 selectable frequency options. The interrupt frequency of this Interval Timer can be set in P_BUZ_Ctrl register, as shown in table 5.11.1. If interval timer interrupt enable bit is set to ‘1’, it will

cause interruption every interval timer period. This interval timer can be used as a constant timing source without using a normal timer. Detailed register setting is shown in next page.

[Table] 5.11.1 Time base interval timer list (In this table, the system clock is $F_{SYS} = 8MHz$.)

INTIMS [3:0]	Time Base Interval Timer period	
	Divisor	$F_{T0}=F_{SYS}$
0000	-	Function disable
0001	$2^7=128$	16us
0010	$2^8=256$	32us
0011	$2^9=512$	64us
0100	$2^{10}=1024$	128us
0101	$2^{11}=2048$	256us
0110	$2^{12}=4096$	512us
0111	$2^{13}=8192$	1.024ms
1000	$2^{14}=16384$	2.048ms
1001	$2^{15}=32768$	4.096ms
1010	$2^{16}=65535$	8.192ms
1011	$2^{17}=131072$	16.384ms
1100	$2^{18}=262144$	32.768ms
1101	$2^{19}=524288$	65.535ms
1110	2^{21}	262.144ms
1111	2^{23}	1s




Figure 5.11-2 Time base interval timer operating waveform

[Example] 5.11.2 Generate 512us interrupt using time base interval timer.

```

lda    #C_TBASE_Div_4k          ; Store $60 to P_BUZ_Ctrl register
sta    P_BUZ_Ctrl
set    P_INT_Ctrl2, CB_INT_ITVALIE ; Enable Interval Timer interrupt

```

5.11.3. Buzzer

A 50% duty pulse can be output using the buzzer output circuit, which is useful for buzzer drive. Driver output from pin PB6. The

buzzer output frequency can be selected by setting BZFS[3:0] in P_BUZ_Ctrl register.

Table 5.11.2 Buzzer output list (In this table, the system clock is $F_{SYS} = 8MHz$.)

BZFS[3:0]	BZO (Buzzer output) rate	
	Divisor	$FT0 = F_{SYS} / \text{Divisor}$
0000	-	Function disable
0001	64	125k
0010	128	62.5k
0011	256	31.25k
0100	512	15.625k
0101	1024	7.8125k
0110	2048	3.906k
0111	4096	1.953k
1000	8192	0.976k
1001	4	2M
1010	8	1M
1011	16	500k
1100	32	250k
1101	32	250k
1110	32	250k
1111	32	250k




Figure 5.11-3 Buzzer operating waveform

1). Buzzer Control Register (P_BUZ_Ctrl, \$002D)

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	INTIMS3	INTIMS2	INTIMS1	INTIMS0	BZFS3	BZFS2	BZFS1	BZFS0
ACCESS	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
DEFAULT	0	0	0	0	0	0	0	0

Bit 7	Reserved	Bit [3:0]	BZFS[3:0]: Buzzer frequencies select bits
Bit [6:4]	INTIMS[3:0]: Interval timer frequencies selection bits		0000 = function disable
	0000 = function disable		0001 = $F_{SYS} \div 64$
	0001 = $F_{SYS} \div 128$		0010 = $F_{SYS} \div 128$
	0010 = $F_{SYS} \div 256$		0011 = $F_{SYS} \div 256$
	0011 = $F_{SYS} \div 512$		0100 = $F_{SYS} \div 512$
	0100 = $F_{SYS} \div 1024$		0101 = $F_{SYS} \div 1024$
	0101 = $F_{SYS} \div 2048$		0110 = $F_{SYS} \div 2048$
	0110 = $F_{SYS} \div 4096$		0111 = $F_{SYS} \div 4096$
	0111 = $F_{SYS} \div 8192$		1000 = $F_{SYS} \div 8192$
	1000 = $F_{SYS} \div 16384$		1001 = $F_{SYS} \div 4$
	1001 = $F_{SYS} \div 32768$		1010 = $F_{SYS} \div 8$
	1010 = $F_{SYS} \div 65535$		1011 = $F_{SYS} \div 16$
	1011 = $F_{SYS} \div 131072$		1100 = $F_{SYS} \div 32$
	1100 = $F_{SYS} \div 262144$		1101 = $F_{SYS} \div 32$
	1101 = $F_{SYS} \div 524288$		1110 = $F_{SYS} \div 32$
	1110 = $F_{SYS} \div 2^{21}$		1111 = $F_{SYS} \div 32$
	1111 = $F_{SYS} \div 2^{23}$		

[Example] 5.11.3 Generate pulse output using buzzer function, which period is 128us and duty is 50%.

```

lda    #C_BUZ_Div_1k          ; store $05 to accumulator
sta    P_BUZ_Ctrl

```

5.12. Device Configuration Register

5.12.1.1. Introduction

The device configuration registers are used to setup the operation condition. They have to be programmed within the OTP code from OTP Writer. The locations for the registers are in \$7FE0, \$7FE2, and \$7FE3. The first byte (\$7FE0) is used to configure

clock source, LVR enable and watchdog enable. The second byte (\$7FE2) is used to set RC oscillator output and GPIO initial state. The third byte (\$7FE3) is used to select the non-maskable interrupt source

5.12.1.2. Device Configuration Register

1). \$7FE0 Register

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	-	CLKSEL1	CLKSEL0	LVREN	WDTEN	-
ACCESS	R	R	R	R	R	R	R	R
DEFAULT	1	1	1	0	0	0	0	1

Bit [7:5] Reserved

Bit 2 **LVREN**: Low voltage reset enable bit

Bit [4:3] **CLKSEL** [1:0] : Clock source select bits

0 = LVR is disabled

11 = reserved

1 = LVR is enabled

10 = external clock

Bit 1 **WDTEN**: Watchdog enable bit

01 = RC oscillator

0 = WDT is disabled

00 =crystal or resonator oscillator

1 = WDT is enabled

Bit 0 Reserved

2). \$7FE2 Register

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	-	-	-	-	RCOUT	IOINIT
ACCESS	R	R	R	R	R	R	R	R
DEFAULT	1	1	1	1	1	1	1	1

Bit [7:2] Reserved

Bit 0 **IOINIT**: GPIO initial setting selection bit

Bit 1 **RCOUT**: RC oscillator output enable bit

1 = all of GPIO float initially

1 = clock output at XO pin.

0 = all of GPIO pull low initially.

0 = no output

3). \$7FE3 Register

BIT	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
NAME	-	-	-	-	-	NMIS2	NMIS1	NMIS0
ACCESS	R	R	R	R	R	R	R	R
DEFAULT	1	1	1	1	1	1	1	1

Bit [7:3] Reserved

100 = Reserved

Bit [2:0] **NMIS** [2:0]: Non-maskable Interrupt source control bits

011 = Reserved

111 = disable

010 = Reserved


110 = reserved

001 = PB5 (IRQ1) is the NMI source


101 = reserved



000 = PB4 (IRQ0) is the NMI source

5.13. Alphabetical List of Instruction Set

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NV-BDIZC
1.	ADC #dd	69	2	2	Add to accumulator with carry. $A \leftarrow (A) + (M) + C$ If D-flag set to 1, the ADC performs decimal operation.	NV--D-ZC
2.	ADC aa	65	2	3		
3.	ADC aa, X	75	2	4		
4.	ADC aaaa	6D	3	4		
5.	ADC aaaa,X	7D	3	4		
6.	ADC aaaa,Y	79	3	4		
7.	ADC (aa,X)	61	2	6		
8.	ADC (aa), Y	71	2	5		
9.	AND #dd	29	2	2	And memory data with accumulator. $A \leftarrow (A) ^ (M)$	N----Z-
10.	AND aa	25	2	3		
11.	AND aa, X	35	2	4		
12.	AND aaaa	2D	3	4		
13.	AND aaaa,X	3D	3	4		
14.	AND aaaa,Y	39	3	4		
15.	AND (aa,X)	21	2	6		
16.	AND (aa), Y	31	2	5		
17.	ASL A	0A	1	2	Arithmetic Shift Left 	N----ZC
18.	ASL aa	06	2	5		
19.	ASL aa,X	16	2	6		
20.	ASL aaaa	0E	3	6		
21.	ASL aaaa,X	1E	3	7		
22.	BCC ??	90	2	2*	Branch if carry bit clear If (C) = 0, then pc \leftarrow (pc) + ??	-----
23.	BCS ??	B0	2	2*	Branch if carry bit set If (C) = 1, then pc \leftarrow (pc) + ??	-----
24.	BEQ ??	F0	2	2*	Branch if equal If (Z) = 1, then pc \leftarrow (pc) + ??	-----
25.	BIT aa	24	2	3	Test bit in memory with accumulator $Z \leftarrow (A) ^ (M)$, N $\leftarrow (M_7)$, V $\leftarrow (M_6)$	NV---Z-
26.	BIT aaaa	2C	3	4		
27.	BMI ??	30	2	2*	Branch if minus If (N) = 1, then pc \leftarrow (pc) + ??	-----
28.	BNE ??	D0	2	2*	Branch if not equal If (Z) = 0, then pc \leftarrow (pc) + ??	-----
29.	BPL ??	10	2	2*	Branch if plus If (N) = 0, then pc \leftarrow (pc) + ??	-----
30.	BVC ??	50	2	2*	Branch if overflow bit clear If (V) = 0, then pc \leftarrow (pc) + ??	-----
31.	BVS ??	70	2	2*	Branch if overflow bit set If (V) = 1, then pc \leftarrow (pc) + ??	-----
32.	CLC	18	1	2	Clear C-flag : C \leftarrow "0"	-----0
33.	CLD	D8	1	2	Clear D-flag : D \leftarrow "0"	---0---
34.	CLI	58	1	2	Clear I-flag : I \leftarrow "0"	---0--
35.	CLR aa,0	0F	2	5	Bit clear	-----

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NV-BDIZC
36.	CLR aa,1	1F	2	5	(M.bit) \leftarrow "0"	NV-BDIZC
37.	CLR aa,2	2F	2	5		
38.	CLR aa,3	3F	2	5		
39.	CLR aa,4	4F	2	5		
40.	CLR aa,5	5F	2	5		
41.	CLR aa,6	6F	2	5		
42.	CLR aa,7	7F	2	5		
43.	CLV	B8	1	2	Clear V-flag : V \leftarrow "0"	-0-----
44.	CMP #dd	C9	2	2	Compare memory data with accumulator, (A) - (M)	N----ZC
45.	CMP aa	C5	2	3		
46.	CMP aa, X	D5	2	4		
47.	CMP aaaa	CD	3	4		
48.	CMP aaaa,X	DD	3	4		
49.	CMP aaaa,Y	D9	3	4		
50.	CMP (aa,X)	C1	2	6		
51.	CMP (aa), Y	D1	2	5	Compare memory data with X-register, (X) - (M)	N----ZC
52.	CPX #dd	E0	2	2		
53.	CPX aa	E4	2	3		
54.	CPX aaaa	EC	3	4		
55.	CPY #dd	C0	2	2	Compare memory data with Y-register, (Y) - (M)	N----ZC
56.	CPY aa	C4	2	3		
57.	CPY aaaa	CC	3	4		
58.	DEC aa	C6	2	5		
59.	DEC aa, X	D6	2	6	Decrement M \leftarrow (M) - 1	N----Z-
60.	DEC aaaa	CE	3	6		
61.	DEC aaaa,X	DE	3	7		
62.	DEX	CA	1	2		
63.	DEY	88	1	2		
64.	EOR #dd	49	2	2	Exclusive OR A \leftarrow (A) \oplus (M)	N----Z-
65.	EOR aa	45	2	3		
66.	EOR aa, X	55	2	4		
67.	EOR aaaa	4D	3	4		
68.	EOR aaaa,X	5D	3	4		
69.	EOR aaaa,Y	59	3	4		
70.	EOR (aa,X)	41	2	6		
71.	EOR (aa), Y	51	2	5	Increment M \leftarrow (M) + 1	N----Z-
72.	INC aa	E6	2	5		
73.	INC aa, X	F6	2	6		
74.	INC aaaa	EE	3	6		
75.	INC aaaa,X	FE	3	7	Bit inverse (M.bit) \leftarrow \sim (M.bit)	-----
76.	INV aa,0	87	2	5		
77.	INV aa,1	97	2	5		
78.	INV aa,2	A7	2	5		
79.	INV aa,3	B7	2	5		

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NV-BDIZC
80.	INV aa,4	C7	2	5		
81.	INV aa,5	D7	2	5		
82.	INV aa,6	E7	2	5		
83.	INV aa,7	F7	2	5		
84.	INX	E8	1	2	X $\leftarrow X + 1$	N----Z-
85.	INY	C8	1	2	Y $\leftarrow Y + 1$	N----Z-
86.	JMP aaaa	4C	3	3	Unconditional jump	-----
87.	JMP (aaaa)	6C	3	5	Pc \leftarrow jump address	-----
88.	JSR aaaa	20	3	6	Jump to subroutine (sp) \leftarrow (pc _H), sp \leftarrow sp - 1, (sp) \leftarrow (pc _L), sp \leftarrow sp - 1, pc \leftarrow aaaa	-----
89.	LDA #dd	A9	2	2	Load accumulator A \leftarrow (M)	N----Z-
90.	LDA aa	A5	2	3		
91.	LDA aa, X	B5	2	4		
92.	LDA aaaa	AD	3	4		
93.	LDA aaaa,X	BD	3	4		
94.	LDA aaaa,Y	B9	3	4		
95.	LDA (aa,X)	A1	2	6		
96.	LDA (aa), Y	B1	2	5		
97.	LDX #dd	A2	2	2		
98.	LDX aa	A6	2	3		
99.	LDX aa, Y	B6	2	4	Load X-register X \leftarrow (M)	N----Z-
100.	LDX aaaa	AE	3	4		
101.	LDX aaaa,Y	BE	3	4		
102.	LDY #dd	A0	2	2		
103.	LDY aa	A4	2	3		
104.	LDY aa, X	B4	2	4		
105.	LDY aaaa	AC	3	4		
106.	LDY aaaa,X	BC	3	4		
107.	LSR A	4A	1	2	Logical shift right 	N----ZC
108.	LSR aa	46	2	5		
109.	LSR aa, X	56	2	6		
110.	LSR aaaa	4E	3	6		
111.	LSR aaaa,X	5E	3	7		
112.	NOP	EA	1	2	No operation	-----
113.	ORA #dd	09	2	2	Logical OR A \leftarrow (A) v (M)	N----Z-
114.	ORA aa	05	2	3		
115.	ORA aa, X	15	2	4		
116.	ORA aaaa	0D	3	4		
117.	ORA aaaa,X	1D	3	4		
118.	ORA aaaa,Y	19	3	4		
119.	ORA (aa,X)	01	2	6		
120.	ORA (aa), Y	11	2	5		
121.	PHA	48	1	3	(sp) \leftarrow A, sp \leftarrow sp - 1	-----

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NV-BDIZC
122.	PHP	08	1	3	(sp) \leftarrow P status, sp \leftarrow sp - 1	
123.	PLA	68	1	4	sp \leftarrow sp + 1, A \leftarrow (sp)	-----
124.	PLP	28	1	4	Sp \leftarrow sp + 1, P status \leftarrow (sp)	restored
125.	ROL A	2A	1	2	Rotate left through carry 	N----ZC
126.	ROL aa	26	2	5		
127.	ROL aa,X	36	2	6		
128.	ROL aaaa	2E	3	6		
129.	ROL aaaa,X	3E	3	7		
130.	ROR A	6A	1	2	Rotate right through carry 	N----ZC
131.	ROR aa	66	2	5		
132.	ROR aa,X	76	2	6		
133.	ROR aaaa	6E	3	6		
134.	ROR aaaa,X	7E	3	7		
135.	RTI	40	1	6	Return from interrupt Sp \leftarrow sp + 1, P status \leftarrow (sp), sp \leftarrow sp + 1, pc _L \leftarrow (sp), sp \leftarrow sp + 1, pc _H \leftarrow (sp)	restored
136.	RTS	60	1	6	Return from subroutine Sp \leftarrow sp + 1, pc _L \leftarrow (sp), sp \leftarrow sp + 1, pc _H \leftarrow (sp)	-----
137.	SBC #dd	E9	2	2	Subtract with carry A \leftarrow (A) - (M) - ~C	NV---ZC
138.	SBC aa	E5	2	3		
139.	SBC aa,X	F5	2	4		
140.	SBC aaaa	ED	3	4		
141.	SBC aaaa,X	FD	3	4		
142.	SBC aaaa,Y	F9	3	4		
143.	SBC (aa,X)	E1	2	6		
144.	SBC (aa), Y	F1	2	5		
145.	SEC	38	1	2	Set C-flag : C \leftarrow "1"	-----1
146.	SED	F8	1	2	Set D-flag : D \leftarrow "1"	---1---
147.	SEI	78	1	2	Set I-flag : I \leftarrow "1"	----1--
148.	SET aa,0	8F	2	5	Bit set (M.bit) \leftarrow "1"	-----
149.	SET aa,1	9F	2	5		
150.	SET aa,2	AF	2	5		
151.	SET aa,3	BF	2	5		
152.	SET aa,4	CF	2	5		
153.	SET aa,5	DF	2	5		
154.	SET aa,6	EF	2	5		
155.	SET aa,7	FF	2	5		
156.	STA aa	85	2	3	Store accumulator in memory (M) \leftarrow A	-----
157.	STA aa, X	95	2	4		
158.	STA aaaa	8D	3	4		
159.	STA aaaa,X	9D	3	5		
160.	STA aaaa,Y	99	3	5		
161.	STA (aa,X)	81	2	6		

NO.	MNEMONIC	OP CODE	BYTE NO	CYCLE NO	OPERATION	FLAG NV-BDIZC
162.	STA (aa), Y	91	2	6		
163.	STX aa	86	2	3	Store X-register in memory (M) ← X	-----
164.	STX aa, Y	96	2	4		
165.	STX aaaa	8E	3	4		
166.	STY aa	84	2	3	Store Y-register in memory (M) ← Y	-----
167.	STY aa, X	94	2	4		
168.	STY aaaa	8C	3	4		
169.	TAX	AA	1	2	Transfer accumulator to X-register : X ← A	N----Z-
170.	TAY	A8	1	2	Transfer accumulator to Y-register : Y ← A	N----Z-
171.	TST aa,0	07	2	3	Bit test Z ← ~(M.bit)	-----Z-
172.	TST aa,1	17	2	3		
173.	TST aa,2	27	2	3		
174.	TST aa,3	37	2	3		
175.	TST aa,4	47	2	3		
176.	TST aa,5	57	2	3		
177.	TST aa,6	67	2	3		
178.	TST aa,7	77	2	3		
179.	TSX	BA	1	2	Transfer sp to X-register : X ← sp	N----Z-
180.	TXA	8A	1	2	Transfer X-register to accumulator : A ← X	N----Z-
181.	TXS	9A	1	2	Transfer X-register to sp : sp ← X	N----Z-
182.	TYA	98	1	2	Transfer Y-register to accumulator : A ← Y	N----Z-

* means the instruction cycle adds 1 if branch occurs to next page. One page is 256 bytes.

6.ELECTRICAL CHARACTERISTICS

6.1. Absolute Maximum Rating (VSS = 0)

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Condition
Voltage rating on VDD	VDD	-0.3	-	6.0	V	
Voltage rating on input	V _{IN}	-0.3	-	VDD +0.3	V	
Current into Vdd Pin	I _{VDD}	-	-	100	mA	
Current out of Vss Pin	I _{VSS}	-	-	120	mA	
Current soured by each I/O port	I _{OHR}	-	-	15	mA	
Current sunk by each I/O port	I _{OLR}	-	-	20	mA	
Power dissipation	PD	-	-	350	mW	T _A =85°C
Storage temperature	T _{STR}	-55	-	125	°C	

Note: Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

6.2. Recommended Operating Conditions

Characteristics	Symbol	Min.	Typ.	Max.	Unit	Condition
Operating supply voltage	VDD	3.0	-	5.5	V	When LVR is disabled
	VDD	LVR	-	5.5	V	When LVR is enabled
System clock	F _{SYS}	200K	-	8.0M	Hz	VDD = 3.0~5.5V
Operating ambient temperature	T _{OPR}	-40	-	85	°C	

Note: F_{SYS} = ½ x Fosc, Fosc: Input crystal frequency.

6.3. DC/AC Electrical Characteristics (VDD = 5.0V, T_A = -40°C~85°C)

6.3.1. Item Definition

Symbol	Definition	Symbol	Definition
V _{IH}	Input high voltage	I _{OH}	Output high current (source)
V _{IL}	Input low voltage	I _{OL}	Output low current (sink)
V _{TH}	Input threshold voltage	I _Z	Input leakage current
I _P	Pull-up/down current		

6.3.2. PIN Attribute Description

Mnemonic	Description	Symbol	Min.	Typ.	Max.	Unit	Condition
VDD,VSS	Supply current in Normal mode	I _{DD}	-	9	11.25	mA	F _{SYS} = 8.0MHz @ VDD = 5.5V
	Supply current in HALT mode	I _{HALT}		4.6	5.75	mA	VDD = 5.5V
	Supply current in STOP mode	I _{PD}	-	9.3	11.625	μA	VDD = 5.5V
XI,XO	Oscillation stabilizing time	t _{ST}	-	1024	-	F _{SYS}	If crystal mode selected
	RC clock frequency deviation	DFv	-15	-	+15	%	If RC mode selected
	External capacitance	C _{RC}	20	-	100	pf	If RC mode selected
	External resistor	R _{RC}	2	-	-	KΩ	If RC mode selected
	High level clock pulse width	t _H	31.25	-	-	ns	If external clock selected
	Low level clock pulse width	t _L	31.25	-	-	ns	If external clock selected
	Input: a. Schmitt trigger input b. Pull-up/down/floating option	V _{IH} V _{IL} V _{TH}	3.3 - 0.5	- - -	- 1.64 -	V	
PA[7:0], PB[5:3], PB[1:0]	Output:	I _{OH}	4.0	-	-	mA	V _{OH} = 4.5V

Mnemonic	Description	Symbol	Min.	Typ.	Max.	Unit	Condition
	a. LED driving capability b. 4mA/10mA driving output.	I _{OL}	10	-	-	mA	V _{OL} = 0.5V
		I _P	-	50	-	μA	V _{IN} = VDD or VSS
PB[7:6]	Input: a. Schmitt trigger input b. Pull-up/down/floating option	V _{IH}	3.3	-	-	V	
		V _{IL}	-	-	1.64	V	
	Output: a. LED driving capability b. 4mA/20mA driving output.	V _{TH}	-	0.5	-	V	
		I _{OH}	4.0	-	-	mA	V _{OH} = 4.5V
		I _{OL}	20	-	-	mA	V _{OL} = 0.5V
		I _P	-	50	-	μA	V _{IN} = VDD or VSS
All Port	I/O Port input Hi-Z leakage	I _Z	-	-	10	μA	
RESETB	Input: a. Schmitt trigger input b. Pull-Up input	V _{IH}	3.5	-	-	V	
		V _{IL}	-	-	1.4	V	
	Output: none	V _{TH}	-	0.5	-	V	
		I _P	-	125	-	μA	V _{IN} = VSS
		t _W	1.0	-	-	μS	Input minimum width

6.4. Analog Interface Electrical Characteristics (VDD = 5.0V, T_A = -40°C~85°C)

Mnemonic	Description	Symbol	Min.	Typ.	Max.	Unit	Condition
10-bit A/D Converter	ADC Clock Rate	F _{CK AD}	-	-	1.4	MHz	ADC Clock Rate
	Resolution	N _{R AD}	-	-	10	Bit	
	Top Reference Voltage	V _{RT}	3.0	-	VDD	V	If PB7 act as VRT
	Top Reference Voltage Supply Current	I _{RT}	-	-	800	uA	If PB7 act as VRT
	Analog Input Voltage	V _{Ain}	0	-	VDD/V _{RT}	V	
	Conversion Rate	F _{AD}	-	-	100	KHz	VDD=5.0V (Note 1)
	Analog Input Impedance	R _{Ain}	-	-	-		(Note 2)
	Accuracy	Integral Linearity Error	E _{INL AD}	-	-	±4.0	LSB
		Differential Linearity Error	E _{DNL AD}	-	-	±4.0	LSB
		Zero Offset Error	E _{ZOE AD}	-	-	±1.5	LSB
		Full Scale Error	E _{FSE AD}	-	-	±2.5	LSB
		Total Error	E _{ALL AD}	-	-	±4.0	LSB
8-bit A/D Converter	ADC Clock Rate	F _{CK AD}	-	-	1.4	MHz	
	Resolution	N _{R AD}	-	-	8.0	Bit	
	Top Reference Voltage	V _{RT}	3.0	-	VDD	V	If PB7 act as VRT
	Top Reference Voltage Supply Current	I _{RT}	-	-	800	uA	If PB7 act as VRT
	Analog Input Voltage	V _{Ain}	0	-	VDD/V _{RT}	V	
	Conversion Rate	F _{AD}	-	-	100	KHz	VDD=5.0V (Note 1)
	Analog Input Impedance	R _{Ain}	-	-	-		(Note 2)
	Accuracy	Integral Linearity Error	E _{INL AD}	-	-	±1.0	LSB
		Differential Linearity Error	E _{DNL AD}	-	-	±1.0	LSB
		Zero Offset Error	E _{ZOE AD}	-	-	±1.0	LSB
		Full Scale Error	E _{FSE AD}	-	-	±1.0	LSB
		Total Error	E _{ALL AD}	-	-	±1.0	LSB

Mnemonic	Description	Symbol	Min.	Typ.	Max.	Unit	Condition
Low Voltage Reset	Low voltage reset if LV40=0	V_{LVR}	2.3	2.5	2.7	V	
Reset	Low voltage reset if LV40=1	V_{LVR}	3.68	4.0	4.32	V	

Note 1: Due to the ADC's sample capacitance, input impedance, and external input circuitry, there will be a settling time required for the sample capacitor to assume the measured input signal voltage. The ADC specification for minimum settling time is 1.5uSec, which is more restrictive in most cases.

Note 2:

- (1) The A/D Converter used for the SPMC65P2204A/2202A contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor after activation A/D conversion. (Note this is a simplified representation of the ADC circuit in sampling mode)
- (2) For the reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period (1.5uSec). Therefore, it is recommended to keep the output impedance of the external circuit low.
- (3) Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.01uF to 0.1uF for the analog input pin.




Fig. 1. Equivalent ADC Circuit for Estimating Settling Time

7. PACKAGE/PAD LOCATIONS

7.1. PAD Assignment and Locations

Please contact Sunplus sales representatives for more information.

7.2. Ordering Information


Product Number	Package Type
SPMC65P2204-NnnV-PD05	Package form - PDIP 20 (300mil)
SPMC65P2204-NnnV-PD03	Package form - PDIP 16 (300mil)
SPMC65P2204-NnnV-PS07	Package form - SOP 20 (300mil)
SPMC65P2204-NnnV-PS12	Package form - SOP 16 (300mil)
SPMC65P2202-NnnV-PD05	Package form - PDIP 20 (300mil)
SPMC65P2202-NnnV-PD03	Package form - PDIP 16 (300mil)
SPMC65P2202-NnnV-PS07	Package form - SOP 20 (300mil)
SPMC65P2202-NnnV-PS12	Package form - SOP 16 (300mil)


Note1: Code number is assigned for customer.


Note2: Code number (N = A - Z or 0 - 9, nn = 00 - 99); version (V = A - Z).

7.3. Package Information


7.3.1. PDIP 20 (300mil)



7.3.2. PDIP 16 (300mil)


7.3.3. SOP 20 (300mil)


Symbol	Dimension in inch		
	Min.	Typ.	Max.
A	0.093	-	0.104
A_1	0.004	-	0.012
B	-	0.016	-
D	0.496	-	0.508
E	0.291	-	0.299
e	-	0.050	-
H	0.394	-	0.419
L_1	0.016	-	0.050
y	-	-	0.004

7.3.4. SOP 16 (300mil)


Symbol	Dimension in mm			Dimension in inch		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	2.362	-	2.642	0.093	-	0.104
A ₁	0.102	-	0.305	0.004	-	0.012
A ₂						
b	-	0.406	-	-	0.016	-
c	-	0.254	-	-	0.010	-
D	11.940	-	12.390	0.398	-	0.413
E	7.391	-	7.595	0.291	-	0.299
e	-	1.270	-	-	0.050	-
H	10.008	-	10.643	0.394	-	0.419
L						
L ₁	0.406	-	1.270	0.016	-	0.050
y	-	-	0.102	-	-	0.004

7.4. Storage Condition and Period for Package


Package	Moisture sensitivity level	Max. Reflow temperature	Floor life storage condition	Dry pack
SOP	LEVEL 3	220 +5/-0°C	168Hrs @ $\leq 30^{\circ}\text{C}$ / 60% R.H.	No
PDIP	LEVEL 3 (Reference)	220 +5/-0°C (Reference)	N/A	No

Note1: Please refer to IPC/JEDEC standard J-STD-020A and EIA JEDEC stand JFSD22-A112

Note2: or refer to the "CAUTION Note" on dry pack bag.

7.5. Recommended SMT Temperature Profile

This "Recommended" temperature profile is a rough guideline for SMT process reference. Most of SUNPLUS lead-frame base product choice Matte Tin and Sn/Bi for plating recipe. For PPF (Pre-Plated Frame) product with 63/37 solder paste, we recommend $240^{\circ}\text{C} \sim 245^{\circ}\text{C}$ for peak temperature.



8.DISCLAIMER

The information appearing in this publication is believed to be accurate.

Integrated circuits sold by Sunplus Technology are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. SUNPLUS makes no warranty, express, statutory implied or by description regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHERMORE, SUNPLUS MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. SUNPLUS reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by SUNPLUS for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

9. REVISION HISTORY

Date	Revision #	Description	Page
MAY 15, 2006	1.1	Modify Recommended Operating Conditions	58
OCT. 12, 2005	1.0	Release document, version 1.0 and remove "Preliminary"	-
AUG. 04, 2005	0.1	Original	67