SPN4992
Dual N-Channel Enhancement Mode MOSFET

DESCRIPTION
The SPN4992 is the Dual N-Channel logic enhancement mode power field effect transistor which is produced using super high cell density DMOS trench technology. The SPN4992 has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $R_{DS(ON)}$ and fast switching speed.

APPLICATIONS
- High Frequency Small Power Switching for MB/NB/VGA
- Network DC/DC Power System
- Load Switch

FEATURES
- 100V/3A, $R_{DS(ON)}$=280mΩ@V_{GS}=10V
- 100V/1.3A, $R_{DS(ON)}$=330mΩ@V_{GS}=4.5V
- High density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- SOP-8 package design

PIN CONFIGURATION(SOP-8)





PART MARKING

A : Lot Code
B : Date Code

SPN4992
Dual N-Channel Enhancement Mode MOSFET

PIN DESCRIPTION

Pin	Symbol	Description
1	S1	Source 1
2	G1	Gate 1
3	S2	Source 2
4	G2	Gate 2
5	D2	Drain 2
6	D2	Drain 2
7	D1	Drain 1
8	D1	Drain 1

ORDERING INFORMATION

Part Number	Package	Part Marking
SPN4992S8RGB	SOP-8	SPN4992

※ SPN4992S8RGB : 13”Tape Reel ; Pb – Free ; Halogen - Free

ABSOULTE MAXIMUM RATINGS

(T_A=25℃ Unless otherwise noted)

Parameter		Symbol	Typical	Unit
Drain-Source Voltage		V_{DSS}	100	V
Gate –Source Voltage		V_{GSS}	±20	V
Continuous Drain Current(T_J=150℃)	T_A=25℃	I_D	3.0	A
	T_A=70℃		2.0	
Pulsed Drain Current		I_{DM}	10	A
Power Dissipation	T_A=25℃	P_D	1.5	W
Operating Junction Temperature		T_J	-55/150	℃
Storage Temperature Range		T_{STG}	-55/150	℃
Thermal Resistance-Junction to Ambient		$R_{\theta JA}$	80	℃/W

SPN4992
Dual N-Channel Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS

(T_A=25℃ Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ	Max.	Unit
Static						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	V_{GS}=0V,I_D=250uA	100			V
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS}=V_{GS},I_D=250uA	1	1.5	2.5	
Gate Leakage Current	I_{GSS}	V_{DS}=0V,V_{GS}=±20V			±100	nA
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS}=80V,V_{GS}=0V			1	uA
		V_{DS}=80V,V_{GS}=0V T_J=125℃			5	
On-State Drain Current	$I_{D(on)}$	V_{DS}≥5V,V_{GS}=10V	3.0			A
Drain-Source On-Resistance	$R_{DS(on)}$	V_{GS}=10V,I_D=3A		0.24	0.28	Ω
		V_{GS}=4.5V,I_D=1.3A		0.28	0.33	Ω
Forward Transconductance	gfs	V_{DS}=10V,I_D=3A		2.4		S
Diode Forward Voltage	V_{SD}	I_S=1A,V_{GS}=0V			1.2	V
Dynamic						
Total Gate Charge	Q_g	V_{DS}=80V,V_{GS}=10V I_D=5A		7	10	nC
Gate-Source Charge	Q_{gs}			2		
Gate-Drain Charge	Q_{gd}			1.4		
Input Capacitance	C_{iss}	V_{DS}=25V,V_{GS}=0V f=1MHz		508		pF
Output Capacitance	C_{oss}			29		
Reverse Transfer Capacitance	C_{rss}			16.5		
Turn-On Time	$t_{d(on)}$	V_{DD}=50V, I_D=3A, V_{GEN}=10V, R_G=3.3Ω R_L=10Ω		2		nS
	t_r			21.5		
Turn-Off Time	$t_{d(off)}$			11.2		
	t_f			18.8		

TYPICAL CHARACTERISTICS



Output Characteristics



Capacitance



Gate Charge



On-Resistance vs. Junction Temperature

TYPICAL CHARACTERISTICS



On Resistance vs Gate-Source Voltage



Source-Drain Forward Diode Voltage



Normalized Thermal Transient Impedance, Junction to Foot

SYNC Power Corporation
7F-2, No.3-1, Park Street
NanKang District (NKSP), Taipei, Taiwan 115
Phone: 886-2-2655-8178
Fax: 886-2-2655-8468
© http://www.syncpower.com