SPN7002L
N-Channel Enhancement Mode MOSFET

DESCRIPTION
The SPN7002L is the N-Channel enhancement mode field effect transistors are produced using high cell density DMOS technology. These products have been designed to minimize on-state resistance while provide rugged, reliable, and fast switching performance. They can be used in most applications requiring up to 300mA DC and can deliver pulsed currents up to 0.8A. These products are particularly suited for low voltage, low current applications such as small servo motor control, power MOSFET gate drivers, and other switching applications.

APPLICATIONS
- Drivers: Relays, Solenoids, Lamps, Hammers, Display, Memories, Transistors, etc.
- High saturation current capability. Direct Logic-Level Interface: TTL/CMOS
- Battery Operated Systems
- Solid-State Relays

FEATURES
- 50V/0.30A , $R_{DS(ON)}$=3.5Ω@V_{GS}=10V
- 50V/0.25A , $R_{DS(ON)}$=5.5Ω@V_{GS}=4.5V
- 50V/0.05A , $R_{DS(ON)}$=7.5Ω@V_{GS}=2.5V
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- SOT-23 package design

PIN CONFIGURATION(SOT-23)





PART MARKING

Y : Year Code
W : Week Code

SPN7002L
N-Channel Enhancement Mode MOSFET

PIN DESCRIPTION

Pin	Symbol	Description
1	G	Gate
2	S	Source
3	D	Drain

ORDERING INFORMATION

Part Number	Package	Part Marking
SPN7002LS23RGB	SOT-23	L72

※ Week Code : A ~ Z(1 ~ 26) ; a ~ z(27 ~ 52)
※ SPN7002LS23RGB : Tape Reel ; Pb – Free; Halogen – Free

ABSOULTE MAXIMUM RATINGS (T_A=25°C Unless otherwise noted)

Parameter		Symbol	Typical	Unit
Drain-Source Voltage		V_{DSS}	50	V
Gate –Source Voltage - Continuous		V_{GSS}	±20	V
Gate –Source Voltage - Non Repetitive (t_p < 50μs)		V_{GSS}	±40	V
Continuous Drain Current(T_J=150°C)	T_A=25°C	I_D	0.3	A
Pulsed Drain Current (*)		I_{DM}	0.8	A
Power Dissipation	T_A=25°C	P_D	0.35	W
Operating Junction Temperature		T_J	-55 ~ 150	°C
Storage Temperature Range		T_{STG}	-55 ~ 150	°C
Thermal Resistance-Junction to Ambient		$R_{\theta JA}$	375	°C/W

(*) Pulse width limited by safe operating area

SPN7002L
N-Channel Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS (T_A=25°C Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ	Max.	Unit
Static						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	V_{GS}=0V,I_D=250uA	50			V
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS}=V_{GS},I_D=250uA	0.8	1.25	1.5	
Gate Leakage Current	I_{GSS}	V_{DS}=0V,V_{GS}=±20V			±100	nA
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS}=45V,V_{GS}=0V			1	uA
		V_{DS}=45V,V_{GS}=0V T_J=125°C			10	
Drain-Source On-Resistance	$R_{DS(on)}$	V_{GS}=10V,I_D=0.30A		2.5	3.5	Ω
		V_{GS}= 4.5V,I_D=0.25A		3.3	5.5	
		V_{GS}= 2.5V,I_D=0.05A		5.0	7.5	
Source-drain Current	I_{SD}				0.35	A
Source-drain Current (pulsed)	I_{SDM} (2)				1.4	A
Forward Transconductance	Gfs(1)	V_{DS} = 10 V, I_D = 0.5 A		0.6		S
Diode Forward Voltage	V_{SD}(1)	V_{GS} = 0 V, I_S = 0.12A		0.85	1.5	V
Dynamic						
Total Gate Charge	Q_g	V_{DD} = 30 V, I_D = 1 A, V_{GS} = 5 V		1.4	2.0	nC
Gate-Source Charge	Q_{gs}			0.8		
Gate-Drain Charge	Q_{gd}			0.5		
Input Capacitance	C_{iss}	V_{DS} = 25 V, f = 1 MHz, V_{GS} = 0		43		pF
Output Capacitance	C_{oss}			20		
Reverse Transfer Capacitance	C_{rss}			6		
Turn-On Time	$t_{d(on)}$	V_{DD} = 30 V, I_D = 0.5 A R_G = 4.7Ω V_{GS} = 4.5 V		5		nS
	t_r			15		
Turn-Off Time	$t_{d(off)}$			7		
	t_f			8		

(1) Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.

(2) Pulse width limited by safe operating area.

TYPICAL CHARACTERISTICS



Output Characteristics



Transfer Characteristics



Transconductance



Static Drain-source On Resistance

TYPICAL CHARACTERISTICS



Gate Charge vs Gate-source Voltage



Capacitance Variations



Normalized Gate Threshold Voltage vs Temperature



Normalized On Resistance vs Temperature

TYPICAL CHARACTERISTICS



Source-Drain Forward



Normalized BVDSS vs Temperature



Safe Operating Area



Thermal Impedance

TYPICAL TESTING CIRCUIT



Unclamped Inductive Load Test



Switching Times Test Circuit



Gate Charge Test Circuit



Test Circuit For Inductive Load Switching and Diode Recovery Times

SYNC Power Corporation
7F-2, No.3-1, Park Street
NanKang District (NKSP), Taipei, Taiwan, 115, R.O.C
Phone: 886-2-2655-8178
Fax: 886-2-2655-8468
© http://www.syncpower.com