



SPN7002L

N-Channel Enhancement Mode MOSFET

DESCRIPTION

The SPN7002L is the N-Channel enhancement mode field effect transistors are produced using high cell density DMOS technology. These products have been designed to minimize on-state resistance while provide rugged, reliable, and fast switching performance. They can be used in most applications requiring up to 300mA DC and can deliver pulsed currents up to 0.8A. These products are particularly suited for low voltage, low current applications such as small servo motor control, power MOSFET gate drivers, and other switching applications.



APPLICATIONS

- Drivers: Relays, Solenoids, Lamps, Hammers, Display, Memories, Transistors, etc.
- High saturation current capability. Direct Logic-Level Interface: TTL/CMOS
- Battery Operated Systems
- Solid-State Relays


FEATURES

- ◆ 50V/0.30A , $R_{DS(ON)}=3.5\Omega$ @ $V_{GS}=10V$
- ◆ 50V/0.25A , $R_{DS(ON)}=5.5\Omega$ @ $V_{GS}=4.5V$
- ◆ 50V/0.05A , $R_{DS(ON)}=7.5\Omega$ @ $V_{GS}=2.5V$
- ◆ Super high density cell design for extremely low $R_{DS(ON)}$
- ◆ Exceptional on-resistance and maximum DC current capability
- ◆ SOT-23 package design

PIN CONFIGURATION(SOT-23)



PART MARKING



Y : Year Code
W : Week Code



SPN7002L

N-Channel Enhancement Mode MOSFET

PIN DESCRIPTION

Pin	Symbol	Description
1	G	Gate
2	S	Source
3	D	Drain

ORDERING INFORMATION

Part Number	Package	Part Marking
SPN7002LS23RGB	SOT-23	L72

- ※ Week Code : A ~ Z(1 ~ 26) ; a ~ z(27 ~ 52)
- ※ SPN7002LS23RGB : Tape Reel ; Pb – Free; Halogen – Free

ABSOULTE MAXIMUM RATINGS (TA=25°C Unless otherwise noted)

Parameter	Symbol	Typical	Unit	
Drain-Source Voltage	VDSS	50	V	
Gate –Source Voltage - Continuous	VGSS	±20	V	
Gate –Source Voltage - Non Repetitive (tp < 50μs)	VGSS	±40	V	
Continuous Drain Current(TJ=150°C)	TA=25°C	ID	0.3	A
Pulsed Drain Current (*)	IDM	0.8	A	
Power Dissipation	TA=25°C	PD	0.35	W
Operating Junction Temperature	TJ	-55 ~ 150	°C	
Storage Temperature Range	TSTG	-55 ~ 150	°C	
Thermal Resistance-Junction to Ambient	R _{θJA}	375	°C/W	

(*) Pulse width limited by safe operating area



SPN7002L

N-Channel Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS (TA=25°C Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ	Max.	Unit
Static						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, ID=250uA	50			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , ID=250uA	0.8	1.25	1.5	
Gate Leakage Current	I _{GSS}	V _{DS} =0V, V _{GS} =±20V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =45V, V _{GS} =0V			1	uA
		V _{DS} =45V, V _{GS} =0V T _J =125°C			10	
Drain-Source On-Resistance	R _{D(on)}	V _{GS} =10V, ID=0.30A		2.5	3.5	Ω
		V _{GS} = 4.5V, ID=0.25A		3.3	5.5	
		V _{GS} = 2.5V, ID=0.05A		5.0	7.5	
Source-drain Current	I _{SD}				0.35	A
Source-drain Current (pulsed)	I _{SDM(2)}				1.4	A
Forward Transconductance	G _f (1)	V _{DS} = 10 V, ID = 0.5 A		0.6		S
Diode Forward Voltage	V _{SD(1)}	V _{GS} = 0 V, Is = 0.12A		0.85	1.5	V
Dynamic						
Total Gate Charge	Q _g	V _{DD} = 30 V, ID = 1 A, V _{GS} = 5 V		1.4	2.0	nC
Gate-Source Charge	Q _{gs}			0.8		
Gate-Drain Charge	Q _{gd}			0.5		
Input Capacitance	C _{iss}	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0		43		pF
Output Capacitance	C _{oss}			20		
Reverse Transfer Capacitance	C _{rss}			6		
Turn-On Time	t _{d(on)}	V _{DD} = 30 V, ID = 0.5 A RG = 4.7Ω V _{GS} = 4.5 V		5		nS
	t _r			15		
Turn-Off Time	t _{d(off)}			7		
	t _f			8		

(1) Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.


(2) Pulse width limited by safe operating area.




SPN7002L

N-Channel Enhancement Mode MOSFET


TYPICAL CHARACTERISTICS




Output Characteristics



Transfer Characteristics



Transconductance




Static Drain-source On Resistance




SPN7002L

N-Channel Enhancement Mode MOSFET


TYPICAL CHARACTERISTICS




Gate Charge vs Gate-source Voltage



Capacitance Variations



Normalized Gate Threshold Voltage
vs Temperature




Normalized On Resistance
vs Temperature




SPN7002L

N-Channel Enhancement Mode MOSFET


TYPICAL CHARACTERISTICS




Source-Drain Forward



Normalized BV_{DSS} vs Temperature



Safe Operating Area




Thermal Impedance




SPN7002L

N-Channel Enhancement Mode MOSFET


TYPICAL TESTING CIRCUIT




Unclamped Inductive Load Test



Switching Times Test Circuit



Gate Charge Test Circuit



Test Circuit For Inductive Load
Switching and Diode Recovery Times



SPN7002L

N-Channel Enhancement Mode MOSFET

Information provided is alleged to be exact and consistent. SYNC Power Corporation presumes no responsibility for the penalties of use of such information or for any violation of patents or other rights of third parties which may result from its use. No license is granted by allegation or otherwise under any patent or patent rights of SYNC Power Corporation. Conditions mentioned in this publication are subject to change without notice. This publication surpasses and replaces all information previously supplied. SYNC Power Corporation products are not authorized for use as critical components in life support devices or systems without express written approval of SYNC Power Corporation.

© The SYNC Power logo is a registered trademark of SYNC Power Corporation

© 2020 SYNC Power Corporation – Printed in Taiwan – All Rights Reserved

SYNC Power Corporation

7F-2, No.3-1, Park Street

NanKang District (NKSP), Taipei, Taiwan, 115, R.O.C

Phone: 886-2-2655-8178

Fax: 886-2-2655-8468

© <http://www.syncpower.com>