

RoHS Compliant Product
A suffix of "-C" specifies halogen & lead-free



DESCRIPTION

The SPR35P03 provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness. The PR-8PP package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.

FEATURES

- Lower Gate Charge
- Simple Drive Requirement
- Fast Switching Characteristic


MARKING



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	4.9	5.1	G	0.8	1.0
B	5.7	5.9	H	0.254 Ref.	
C	5.95	6.2	I	4.0 Ref.	
D	1.27 BSC.		J	3.4 Ref.	
E	0.35	0.49	K	0.6 Ref.	
F	0.1	0.2	L	1.4 Ref.	

PACKAGE INFORMATION

Package	MPQ	Leader Size
PR-8PP	3K	13 inch



ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter		Symbol	Rating	Unit
Drain-Source Voltage		V_{DS}	-30	V
Gate-Source Voltage		V_{GS}	± 20	V
Continuous Drain Current ¹ @ $V_{GS}=10\text{V}$	$T_C=25^\circ\text{C}$	I_D	-35	A
	$T_C=100^\circ\text{C}$		-22	A
	$T_A=25^\circ\text{C}$		-8.5	A
	$T_A=70^\circ\text{C}$		-6.8	A
Pulsed Drain Current ²		I_{DM}	-70	A
Single Pulse Avalanche Energy ³		EAS	135	mJ
Avalanche Current		I_{AS}	-30	A
Total Power Dissipation ⁴	$T_C=25^\circ\text{C}$	P_D	37.5	W
Operating Junction & Storage Temperature		T_J, T_{STG}	-55~150	$^\circ\text{C}$
Thermal Resistance Rating				
Thermal Resistance Junction-Ambient ¹ (Max).		$R_{\theta JA}$	62	$^\circ\text{C} / \text{W}$
Thermal Resistance Junction-Case ¹ (Max).		$R_{\theta JC}$	3.33	$^\circ\text{C} / \text{W}$

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Teat Conditions
Static						
Drain-Source Breakdown Voltage	BV _{DSS}	-30	-	-	V	V _{GS} =0, I _D = -250μA
Gate-Threshold Voltage	V _{GS(th)}	-1	-	-2.5	V	V _{DS} =V _{GS} , I _D = -250μA
Forward Tranconductance	g _{fs}	-	5	-	S	V _{DS} = -5V, I _D = -10A
Gate-Source Leakage Current	I _{GSS}	-	-	±100	nA	V _{GS} = ±20V
Drain-Source Leakage Current	I _{DSS}	-	-	-1	μA	V _{DS} = -24V, V _{GS} =0, T _J =25℃
		-	-	-5		V _{DS} = -24V, V _{GS} =0, T _J =55℃
Static Drain-Source On-Resistance ²	R _{DS(ON)}	-	-	27	mΩ	V _{GS} = -10V, I _D = -15A
		-	-	35		V _{GS} = -4.5V, I _D = -10A
Gate Resistance	R _g	-	18	26	Ω	f =1.0MHz
Total Gate Charge	Q _g	-	12.5	-	nC	I _D = -15A V _{DS} = -15V V _{GS} = -4.5V
Gate-Source Charge	Q _{gs}	-	5.4	-		
Gate-Drain (“Miller”) Change	Q _{gd}	-	5	-		
Turn-on Delay Time ²	T _{d(on)}	-	4.4	-	nS	V _{DD} = -15V I _D = -15A V _{GS} = -10V R _G =3.3Ω
Rise Time	T _r	-	11.2	-		
Turn-off Delay Time	T _{d(off)}	-	34	-		
Fall Time	T _f	-	18	-		
Input Capacitance	C _{iss}	-	1345	-	pF	V _{GS} =0 V _{DS} = -15V f =1.0MHz
Output Capacitance	C _{oss}	-	194	-		
Reverse Transfer Capacitance	C _{rss}	-	158	-		
Guaranteed Avalanche Characteristics						
Single Pulse Avalanche Energy ⁵	EAS	33.7	-	-	mJ	V _{DD} = -25V, L=0.1mH, I _{AS} = -15A
Source-Drain Diode						
Diode Forward Voltage ²	V _{SD}	-	-	-1.2	V	I _S = -1A, V _{GS} =0V
Continuous Source Current ^{1,6}	I _S	-	-	-35	A	V _G =V _D =0, Force Current
Pulsed Source Current ^{2,6}	I _{SM}	-	-	-70	A	
Reverse Recovery Time	t _{rr}	-	12.4	-	nS	I _F = -15A, dI/dt=100A/μs, T _J =25℃
Reverse Recovery Charge	Q _{rr}	-	5	-	nC	

Note:

1. The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper , $\leq 10\text{sec}$, $125^\circ\text{C}/\text{W}$ at steady state
2. The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
3. The EAS data shows Max. rating . The test condition is $V_{DD} = -25\text{V}$, $V_{GS} = -10\text{V}$, $L=0.1\text{mH}$, $I_{AS} = -30\text{A}$
4. The power dissipation is limited by 150°C junction temperature
5. The Min. value is 100% EAS tested guarantee.
6. The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform