

600V N-ch Multi-Epi Super-Junction MOSFET

General Features

- Multi-Epi Process
- Proprietary New Super-Junction Technology
- ightharpoonup R_{DS(ON),typ} =0.139 Ω @V_{GS}=10V
- Low Gate Charge Minimize Switching Loss
- > Fast Recovery Body Diode

Applications

- Adaptor
- Charger
- > SMPS Standby Power


Ordering Information

Part Number	Package	Brand
SPTA60R160E	TO-220F	Z

(P6) Lead Free Package and Finish

BV _{DSS}	RDS(ON),typ.	lο
600V	0.139Ω	20A





TO-220F

Package No to Scale

Absolute Maximum Ratings

T_C=25 °C unless otherwise specified

Symbol	Parameter	Value	Unit	
Symbol	Parameter	SPTA60R160E		
V_{DSS}	Drain-to-Source Voltage	600		
17	Gate source voltage (static)	±20	V	
V_{GSS}	Gate source voltage (dynamic) AC (f>1Hz)	±30		
I _D	Continuous Drain Current @ T _C = 25°C	20	Δ.	
I_{DM}	Pulsed Drain Current at V _{GS} =10V ^[1]	60	A	
dv/dt	Reverse diode dv/dt	15	V/ns	
dv/dt	MOSFET dv/dt ruggedness	135	V/ns	
E _{AS}	Single Pulse Avalanche Energy ^[2]	898	mJ	
P_D	Power Dissipation	34	W	
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 150	${\mathbb C}$	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	Max. Value	Unit	
Symbol	Farameter	SPTA60R160E	Offit	
Rejc	Thermal Resistance, Junction-to-Case	3.67	°C/W	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	100	<i></i>	



Electrical Characteristics

OFF Characteristics

T_J =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	600			٧	V _{GS} =0V, I _D =250uA
I _{DSS}	Drain-to-Source Leakage Current			1	uA	V _{DS} =600V, V _{GS} =0V
1	Cata to Source Leekage Current			+100	n ^	V _{GS} =+30V, V _{DS} =0V
I _{GSS}	Gate-to-Source Leakage Current			-100	nA	V _{GS} =-30V, V _{DS} =0V

ON Characteristics

T_J =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance ^[3]		0.139	0.17	Ω	V _{GS} =10V, I _D =10A
V _{GS(TH)}	Gate Threshold Voltage	2.8		4.2	٧	$V_{DS}=V_{GS}$, $I_{D}=250uA$

Dynamic Characteristics

Essentially independent of operating temperature

ynamio onaraotoriotico				aning temperature	
Parameter	Min.	Тур.	Max.	Unit	Test Conditions
Input Capacitance		1760			V 0V
Output Capacitance		176		pF	V_{GS} =0V, V_{DS} =50V, f =10KH $_{Z}$
Reverse transfer capacitance		3.79			
Gate resistance (Intrinsic)		5.5		Ω	f = 1.0MHz Open Drain
Total Gate Charge		37.8			
Gate-to-Source Charge		8.04		nC	V _{DD} =400V,
Gate-to-Drain (Miller) Charge		29.3			I _D =20A, V _{GS} =0 to 10V
Gate plateau voltage		7.2		V	
	Input Capacitance Output Capacitance Reverse transfer capacitance Gate resistance (Intrinsic) Total Gate Charge Gate-to-Source Charge Gate-to-Drain (Miller) Charge	Input Capacitance Output Capacitance Reverse transfer capacitance Gate resistance (Intrinsic) Total Gate Charge Gate-to-Source Charge Gate-to-Drain (Miller) Charge	Input Capacitance 1760 Output Capacitance 176 Reverse transfer capacitance 3.79 Gate resistance (Intrinsic) 5.5 Total Gate Charge 37.8 Gate-to-Source Charge 8.04 Gate-to-Drain (Miller) Charge 29.3	Input Capacitance 1760 Output Capacitance 176 Reverse transfer capacitance 3.79 Gate resistance (Intrinsic) 5.5 Total Gate Charge 37.8 Gate-to-Source Charge 8.04 Gate-to-Drain (Miller) Charge 29.3	Input Capacitance

Resistive Switching Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		11.4		ns	V_{DD} =300V, I_{D} =20A, V_{GS} =10V Rg =25 Ω
trise	Rise Time		21.8			
td(OFF)	Turn-Off Delay Time		43			
t fall	Fall Time		18.8			



Source-Drain Body Diode Characteristics

 $T_J=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I _{SD}	Continuous Source Current ^[2]			20	Α	Maximum Ratings
I _{SM}	Pulsed Source Current ^[2]			60	A	Maximum Ratings
V _{SD}	Diode Forward Voltage		0.71	1.2	V	$I_S=20A$, $V_{GS}=0V$
trr	Reverse Recovery Time		320		ns	\/- 400\/\/ 0\/
Qrr	Reverse Recovery Charge		4.7		uС	VR=400V,VGS=0V IF=20A, di/dt =100A/µs
Irrm	PeakReverseRecoveryCurrent		29.1		Α	

Note:

^[1] Repetitive Rating: Pulse width limited by maximum junction temperature [2] L = 30mH, VDD= 80V, Starting TJ= 25°C [3] Pulse Test: Pulse width \leqslant 380us, Duty Cycle \leqslant 2%



Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit

Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit

 R_D V_{DD} 10V D.U.T.

Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit

Fig. 4.2 Unclamped Inductive Switching Waveforms



Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.