lD

205A

Lead Free Package and Finish

RDS(ON),typ.

 $1.7 m\Omega$

BV_{DSS}

40V




40V N-Channel MOSFET

General Features

- Proprietary New Trench Technology
- $> \quad R_{DS(ON),typ.} = 1.7 m \Omega @V_{GS} = 10 V$
- Fast switching capability
- Very low on-resistance RDS(on)

Applications

- Synchronous Rectification
- Power management
- DC-DC Converters



Ordering Information

Part Number	Part Number Package	
SPTD04R014E	TO-252	Z

Absolute Maximum Ratings T_C=25℃ unless otherwise specified

Symbol	Parameter	SPTD04R014E	Unit
V _{DSS}	Drain-to-Source Voltage ^[1]	40	V
V _{GSS}	Gate-to-Source Voltage	±20	V
	Continuous Drain Current Tc=25℃	205	
I _D	Continuous Drain Current T _A =100℃	128	А
I _{DM}	Pulsed Drain Current at V _{GS} =10V	600	
E _{AS}	Single Pulse Avalanche Energy L=1mH	800	mJ
P _D	Power Dissipation Tc=25°C	156	W
T _L T _{PAK}	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	300 260	$^{\circ}$
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 150	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	SPTD04R014E	Unit
R _{θJC}	Thermal Resistance, Junction-to-Case	0.8	
R _{0JA}	Thermal Resistance, Junction-to-Ambient	75	°C/W



Electrical Characteristics

OFF Characteristics T_J =25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	40			٧	V _{GS} =0V, I _D =250uA
	Drain-to-Source Leakage Current			1	uA	V _{DS} =40V, V _{GS} =0V
I _{DSS}				100		V_{DS} =32V, V_{GS} =0V, T_J =125°C
1	Coto to Source Leeke se Current			+100	~ Λ	V _{GS} =+20V, V _{DS} =0V
I _{GSS} Gate-to-So	Gate-to-Source Leakage Current			-100	nA	V _{GS} =-20V, V _{DS} =0V

ON Characteristics

 $T_J = 25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance		1.7	2.0	mΩ	V _{GS} =10V, I _D =30A
V _{GS(TH)}	Gate Threshold Voltage	2.0		4.0	V	V _{DS} =V _{GS} , I _D =250uA

Dynamic Characteristics

Essentially independent of operating temperature

Syriainio Oriai aotoriotico		Essentially independent of operating temperature				
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{iss}	Input Capacitance		7978			V_{GS} =0V, V_{DS} =20V, f =1.0MH $_{Z}$
Crss	Reverse Transfer Capacitance		179		pF	
Coss	Output Capacitance		1976			
Rg	Gate Series Resistance		2.5		Ω	f=1.0MH _Z
Q_g	Total Gate Charge		88			V_{DD} =20V, I_{D} =30A, VGS =0 to 10V
Q _{gs}	Gate-to-Source Charge		34		nC	
Q_{gd}	Gate-to-Drain (Miller) Charge		6			

Resistive Switching Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		30		- ns	V_{DD} =20V, I_{D} =24A, V_{GS} = 10V R_{G} =2.5 Ω
trise	Rise Time		9			
td(OFF)	Turn-Off Delay Time		60			
t fall	Fall Time		13			



Source-Drain Body Diode Characteristics

T_J=25 °C unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I _{SD}	Continuous Source Current			205	А	Integral PN-diode in MOSFET
I _{SM}	Pulsed Source Current			600		
V _{SD}	Diode Forward Voltage			1.2	V	I _S =30A, V _{GS} =0V
trr	Reverse recovery time		97		ns	IF=24A,
Qrr	Reverse recovery charge		60		nC	dir/dt=100A/µs


Note:

^[1] T_J =+25°C to +150°C .


^[2] Repetitive rating; pulse width limited by maximum junction temperature. [3] Pulse width≤380µs; duty cycle≤2%.




Typical Characteristics




V_{DS} (Volts)
Figure 1: On-Region Characteristics



 $\rm I_{\rm D}$ (A) Figure 3: On-Resistance vs. Drain Current and Gate Voltage





V_{GS}(Volts) Figure 2: Transfer Characteristics







Figure 4: On-Resistance vs. Junction Temperature



V_{SD} (Volts) Figure 6: Body-Diode Characteristics











Figure 9: Maximum Forward Biased Safe Operating Area



Capacitance (pF)

V_{DS} (Volts) Figure 8: Capacitance Characteristics



Test Circuits and Waveforms




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 3.2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms



Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions
 for used provided in the labeling, can be reasonably expected to result in significant
 injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.