

100V N-Channel MOSFET

General Features

- Proprietary New Trench Technology
- > $R_{DS(ON),typ}=7.0 \text{ m}\Omega@V_{GS}=10V$
- Excellent FOM RDS_ON xQg
- Fast Recovery Body Diode

Applications

- Synchronous Rectification
- Power Management
- DC/DC Converter
- Motor Drive


Ordering Information

Part Number	Package	Brand
SPTJ10R10B	PDFN5*6	ï

Absolute Maximum Ratings

Lead Free Package and Finish

BV _{DSS}	RDS(ON),typ.	lo
100V	7.0mΩ	80A



PDFN 5*6 Pin Definitions and Inner Circuit

 $T_C {=} 25^\circ\! \mathrm{C}$ unless otherwise specified

Symbol	Parameter	SPTJ10R10B	Unit	
V _{DSS}	Drain-to-Source Voltage ^[1]	100	- V	
V _{GSS}	Gate-to-Source Voltage	±20	v	
1	Continuous Drain Current	80		
ID	Continuous Drain Current @ Tc=100°C	60	А	
I _{DM}	Pulsed Drain Current at V _{GS} =10V ^[2]	300		
E _{AS}	Single Pulse Avalanche Energy L=1mH	360	mJ	
dv/dt	Peak Diode Recovery dv/dt	5.0	V/ns	
Р	Power Dissipation	104	W	
PD	Derating Factor above 25℃	0.83	W/°C	
T _L T _{PAK}	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	300 260	Ĉ	
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to 150		

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	SPTJ10R10B	Unit
R _{θJC}	Thermal Resistance, Junction-to-Case	1.2	20 1 1
R _{θJA}	Thermal Resistance, Junction-to-Ambient	50	°CM

©2023 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

Electrical Characteristics

OFF Characteristics T_J =25 °C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	100			V	V_{GS} =0V, I _D =250uA
	Durain to Courses Lookana Current			1		V _{DS} =100V, V _{GS} =0V
I _{DSS} Drain-to-Source Leakage Current	-		100	uA	V _{DS} =80V, V _{GS} =0V, TJ =125℃	
I _{GSS} Gate-to-Source Leakage Current			+100	nA	V _{GS} =+20V, V _{DS} =0V	
	Gale-10-Source Leakage Current			-100		V _{GS} =-20V, V _{DS} =0V

ON Characteristics

 $T_{\text{J}}\,{=}25^\circ\!\mathrm{C}\,$ unless otherwise specified Symbol **Parameter** Min. Max. Unit **Test Conditions** Тур. 9.8 12 V_{GS}=4.5V, I_D=35A -mΩ Static Drain-to-Source R_{DS(ON)} On-Resistance^[3] V_{GS} =10V, I_D =35A 7.0 8.4 mΩ ___ V_{DS}=V_{GS}, I_D=250uA $V_{\text{GS}(\text{TH})}$ Gate Threshold Voltage 1.1 --2.5 V

Dynamic Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{iss}	Input Capacitance		1917		pF	V _{GS} =0V, V _{DS} =50V, f=1.0MH _Z
C _{rss}	Reverse Transfer Capacitance		6.6			
Coss	Output Capacitance		360			
Qg	Total Gate Charge		33			
Q _{gs}	Gate-to-Source Charge		6		nC	V _{DD} =50V, I _D =35A, V _{GS} =10V
Q _{gd}	Gate-to-Drain (Miller) Charge		8			

Resistive Switching Characteristics

Essentially independent of operating temperature Symbol Parameter Min. Тур. Max. Unit **Test Conditions** 14 Turn-on Delay Time td(ON) ---___ $V_{DD}=50V$, **Rise Time** 6.5 trise ___ ___ I_D=35A, ns V_{GS}= 10V **Turn-Off Delay Time** 34.4 td(OFF) ----Rg=2.5Ω Fall Time 8.4 -tfall --

Source-Drain Body Diode Characteristics

 $T_J{=}25\,^\circ\!\mathrm{C}$ unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions	
I _{SD}	Continuous Source Current			80	^	Integral PN-diode in	
I _{SM}	Pulsed Source Current			300	A	MOSFET	
V_{SD}	Diode Forward Voltage			1.2	V	I _S =80A, V _{GS} =0V	
trr	Reverse recovery time		62		ns	V _{GS} =0V ,I⊧=35A,	
Qrr	Reverse recovery charge		38		nC	di⊧/dt=100A/µs	


Note:

[1] $T_{\rm J}\text{=+}25\,^\circ\!\!\mathbb{C}$ to +150 $^\circ\!\!\mathbb{C}$.


[2] Repetitive rating; pulse width limited by maximum junction temperature. [3] Pulse width \leq 380µs; duty cycle \leq 2%.



Typical Characteristics




©2023 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.



©2023 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

Figure 9: Maximum Forward Biased Safe Operating Area

Test Circuits and Waveforms



Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit




Fig. 4.1 Unclamped Inductive Switching Test Circuit





Fig. 3.2 Gate Charge Waveform





©2023 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.