

# SPTP10R027HA

## **100V N-Channel MOSFET**

#### **General Features**

- Proprietary New Trench Technology
- >  $R_{DS(ON),typ}=2.3m\Omega@V_{GS}=10V$
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

## **Applications**


- Synchronous Rectification
- DC/DC Converter
- Hard Switching and High Speed Circuit

### **Ordering Information**

Part Number	Package	Brand
SPTP10R027HA	TO-220	ï

### ₱ Lead Free Package and Finish

BV <sub>DSS</sub>	RDS(ON),typ.	ID
100V	2.3mΩ	235A



Package No to Scale

### Absolute Maximum Ratings Tc=25°C unless otherwise specified

Symbol	Parameter	SPTP10R027HA	Unit		
V <sub>DSS</sub>	Drain-to-Source Voltage <sup>[1]</sup>	100	- V		
V <sub>GSS</sub>	Gate-to-Source Voltage	±20			
1	Continuous Drain Current	235			
ID	Continuous Drain Current @ Tc=100℃	180	A		
I <sub>DM</sub>	Pulsed Drain Current at V <sub>GS</sub> =10V <sup>[2]</sup>	720			
E <sub>AS</sub>	Single Pulse Avalanche Energy L=1mH	1300	mJ		
D_	Power Dissipation	278	W		
PD	Derating Factor above 25°C	2.22	W/℃		
T <sub>L</sub> T <sub>PAK</sub>	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	300 260	C		
T <sub>J</sub> & T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to 150			

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

### **Thermal Characteristics**

Symbol	Parameter	SPTP10R027HA	Unit
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	0.45	10 <b>1</b> 1
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	62	°C <b>/W</b>

©2024 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

## **Electrical Characteristics**

#### **OFF Characteristics** $T_J = 25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	100			V	$V_{GS}$ =0V, I <sub>D</sub> =250uA
	I <sub>DSS</sub> Drain-to-Source Leakage Current			1	uA	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V
IDSS				100		V <sub>DS</sub> =80V, V <sub>GS</sub> =0V, TJ =125℃
lasa	Gate-to-Source Leakage Current  +100     +100	54	$V_{GS}$ =+20V, $V_{DS}$ =0V			
IGSS				-100	ПA	V <sub>GS</sub> =-20V, V <sub>DS</sub> =0V

#### **ON** Characteristics

					1J = 25 C diffess other wise specified			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions		
R <sub>DS(ON)</sub>	Static Drain-to-Source On-Resistance <sup>[3]</sup>		2.3	2.7	mΩ	V <sub>GS</sub> =10V, I <sub>D</sub> =75A		
$V_{GS(TH)}$	Gate Threshold Voltage	2.2		3.8	V	$V_{DS}=V_{GS}$ , I <sub>D</sub> =250uA		

#### **Dynamic Characteristics**

Essentially independent of operating temperature

T<sub>1</sub>-25°C unless otherwise specified

			r Ó	r •			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
$C_{\text{iss}}$	Input Capacitance		8510		pF	V <sub>GS</sub> =0V, V <sub>DS</sub> =50V, f=1.0MH <sub>Z</sub>	
C <sub>rss</sub>	Reverse Transfer Capacitance		43				
Coss	Output Capacitance		1100				
Rg	Gate Series Resistance		0.75		Ω	f=1.0MHz	
Qg	Total Gate Charge		140				
Q <sub>gs</sub>	Gate-to-Source Charge		42		nC	V <sub>DD</sub> =50V, I <sub>D</sub> =75A, V <sub>GS</sub> =10V	
Q <sub>gd</sub>	Gate-to-Drain (Miller) Charge		41				

#### **Resistive Switching Characteristics**

Essentially independent of operating temperature Symbol Parameter Unit **Test Conditions** Min. Тур. Max. Turn-on Delay Time 66 td(ON) \_\_\_ \_\_\_ V<sub>DD</sub>=50V, **Rise Time** 75 trise ----I<sub>D</sub>=75A, ns  $V_{GS} = 10V$ Turn-Off Delay Time td(OFF) 97 ------Rg=6Ω Fall Time 38 tfall ------

©2024 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

### **Source-Drain Body Diode Characteristics**

 $T_J{=}25\,^\circ\!\mathrm{C}$  unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I <sub>SD</sub>	Continuous Source Current			235		Integral PN-diode in MOSFET
I <sub>SM</sub>	Pulsed Source Current			720	A	
V <sub>SD</sub>	Diode Forward Voltage			1.2	V	I <sub>S</sub> =75A, V <sub>GS</sub> =0V
trr	Reverse recovery time		64		ns	I⊧=75A,
Qrr	Reverse recovery charge		128		nC	di⊧/dt=100A/µs

Note:

[1]  $T_J\text{=+}25\,^\circ\!\!\mathbb{C}$  to +150 $^\circ\!\!\mathbb{C}$  .

[2] Repetitive rating; pulse width limited by maximum junction temperature. [3] Pulse width $\leq$ 380µs; duty cycle $\leq$ 2%.

## **Typical Characteristics**




Fig.3 Normalized on-resistance vs drain current




Fig.5 Normalized on-resistance vs junction temperature

2.0

1.5

1.0

0.5

-50

R<sub>DS(on)</sub> (normalized)

V<sub>GS</sub>=10V, I<sub>D</sub>=75A

0

50

T」(℃)






Fig.4 Typ. on-resistance vs gate-source voltage




 $R_{DS(on)}$  (m $\Omega$ )



©2024 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.


150

100



#### Fig.7 Typ. forward characteristics of body diode


Fig.8 Safe operating area




I<sub>0</sub> (A)

V<sub>DS</sub> (V)

Capacitance (pF)



## **Test Circuits and Waveforms**



©2024 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

# SPTP10R027HA

## Test Circuits and Waveforms (Cont.)




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3 . 1 Gate Charge Test Circuit







Fig. 4.1 Unclamped Inductive Switching Test Circuit









©2024 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

### **Disclaimers:**

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

#### Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
  - a. are intended for surgical implant into the human body,
  - b. support or sustain life,
  - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.