## **SQ4184EY**



**Vishay Siliconix** 

# Automotive N-Channel 40 V (D-S) 175 °C MOSFET

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	40				
$R_{DS(on)}$ ( $\Omega$ ) at $V_{GS}$ = 10 V	0.0046				
$R_{DS(on)}\left(\Omega\right)$ at $V_{GS}$ = 4.5 V	0.0056				
I <sub>D</sub> (A)	29				
Configuration	Single				
Package	SO-8				




### **FEATURES**

- TrenchFET<sup>®</sup> power MOSFET
- AEC-Q101 qualified
- 100 %  $R_q$  and UIS tested
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>



COMPLIANT HALOGEN



ABSOLUTE MAXIMUM RATING	<b>GS</b> (T <sub>C</sub> = 25 °C, unles	s otherwise noted	(k	
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V <sub>DS</sub>	40	v
Gate-Source Voltage	V <sub>GS</sub>	± 20		
Continuous Drain Current	T <sub>C</sub> = 25 °C	I	29	
Continuous Drain Current	T <sub>C</sub> = 125 °C	I <sub>D</sub>	16.9	
Continuous Source Current (Diode Conduc	I <sub>S</sub>	6.4	А	
Pulsed Drain Current <sup>a</sup>	I <sub>DM</sub>	84		
Single Pulse Avalanche Current	gle Pulse Avalanche Current		50	
Single Pulse Avalanche Energy	L = 0.1 mm	E <sub>AS</sub>	125	mJ
Maximum Power Dissipation <sup>a</sup>	T <sub>C</sub> = 25 °C	P	7.1	w
	T <sub>C</sub> = 125 °C	P <sub>D</sub>	2.3	vv v
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C

THERMAL RESISTANCE RATINGS						
PARAMETER		SYMBOL	LIMIT	UNIT		
Junction-to-Ambient	PCB Mount <sup>b</sup>	R <sub>thJA</sub>	80	°C/W		
Junction-to-Foot (Drain)		R <sub>thJF</sub>	21	0/10		

#### Notes

a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %.

b. When mounted on 1" square PCB (FR4 material).

1

www.vishay.com

Vishay Siliconix

**SQ4184EY** 

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static	<u> </u>	<u> </u>					
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> :	= 0 V, I <sub>D</sub> = 250 μA	40	-	-	v
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	= V <sub>GS</sub> , I <sub>D</sub> = 250 μΑ	1.5	2.0	2.5	
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>DS</sub> =	$0 \text{ V}, \text{V}_{\text{GS}} = \pm 20 \text{ V}$	-	-	± 100	nA
		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 40 V	-	-	1	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	$V_{DS} = 40 \text{ V}, \text{ T}_{J} = 125 ^{\circ}\text{C}$	-	-	50	μA
		$V_{GS} = 0 V$	$V_{DS} = 40 \text{ V}, \text{ T}_{J} = 175 ^{\circ}\text{C}$	-	-	250	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>GS</sub> = 10 V	$V_{DS} \ge 5 V$	30	-	-	А
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 14 A	-	0.0036	0.0046	Ω
Drain Source On State Registence a	Р	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 14 A, T <sub>J</sub> = 125 °C	-	-	0.0070	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 14 A, T <sub>J</sub> = 175 °C	-	-	0.0083	
		$V_{GS} = 4.5 V$	I <sub>D</sub> = 12 A	-	0.0046	0.0056	
Forward Transconductance <sup>b</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 14 A		-	78	-	S
Dynamic <sup>b</sup>		•			•		•
Input Capacitance	C <sub>iss</sub>			-	4319	5400	
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 V$	$V_{DS}$ = 20 V, f = 1 MHz	-	512	640	pF
Reverse Transfer Capacitance	C <sub>rss</sub>			-	240	300	
Total Gate Charge <sup>c</sup>	Qg			-	72	110	
Gate-Source Charge <sup>c</sup>	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	$V_{DS} = 20 \text{ V}, \text{ I}_{D} = 5 \text{ A}$	-	13	-	nC
Gate-Drain Charge <sup>c</sup>	Q <sub>gd</sub>			-	11	-	
Gate Resistance	Rg		f = 1 MHz	0.8	1.6	3.9	Ω
Turn-On Delay Time <sup>c</sup>	t <sub>d(on)</sub>			-	15	25	
Rise Time <sup>c</sup>	t <sub>r</sub>	$V_{DD}$ = 20 V, R <sub>L</sub> = 4 $\Omega$ I <sub>D</sub> $\cong$ 5 A, V <sub>GEN</sub> = 10 V, R <sub>g</sub> = 1 $\Omega$		-	30	45	- ns
Turn-Off Delay Time <sup>c</sup>	t <sub>d(off)</sub>			-	43	66	
Fall Time <sup>c</sup>	t <sub>f</sub>			-	15	25	
Source-Drain Diode Ratings and Chara	acteristics <sup>b</sup>			•	•		•
Pulsed Current <sup>a</sup>	I <sub>SM</sub>			-	-	84	А
Forward Voltage	V <sub>SD</sub>	I <sub>F</sub> = 6 A, V <sub>GS</sub> = 0 V		_	0.75	1.2	V

Notes

a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %.

b. Guaranteed by design, not subject to production testing.


c. Independent of operating temperature.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2



### **TYPICAL CHARACTERISTICS** (T<sub>A</sub> = 25 °C, unless otherwise noted)



S15-2285-Rev. C, 28-Sep-15


3

Document Number: 67375


For technical questions, contact: <u>automostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>




### **TYPICAL CHARACTERISTICS** ( $T_A = 25 \text{ °C}$ , unless otherwise noted)









Source Drain Diode Forward Voltage






**On-Resistance vs. Junction Temperature** 



**On-Resistance vs. Gate-to-Source Voltage** 



Drain Source Breakdown vs. Junction Temperature


S15-2285-Rev. C, 28-Sep-15

4


For technical questions, contact: <u>automostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



### **THERMAL RATINGS** ( $T_A = 25 \text{ °C}$ , unless otherwise noted)



Safe Operating Area




Normalized Thermal Transient Impedance, Junction-to-Ambient



Document Number: 67375

### **THERMAL RATINGS** (T<sub>A</sub> = 25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Foot

#### Note

• The characteristics shown in the two graphs

S15-2285-Rev. C, 28-Sep-15

- Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C)

- Normalized Transient Thermal Impedance Junction-to-Foot (25 °C)

are given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board - FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <u>www.vishay.com/ppg?67375</u>.

6



## **SQ4184EY**

Vishay Siliconix

### **REVISION HISTORY**<sup>a</sup>

REVISION	DATE	DESCRIPTION OF CHANGE	
С	21-Sep-15	R <sub>g</sub> and some timing changed	

Note

a. As of April 2014



### **SO-**8

Ordering codes for the SQ rugged series power MOSFETs in the SO-8 package:

DATASHEET PART NUMBER	OLD ORDERING CODE <sup>a</sup>	NEW ORDERING CODE
SQ4182EY	SQ4182EY-T1-GE3	SQ4182EY-T1_GE3
SQ4184EY	SQ4184EY-T1-GE3	SQ4184EY-T1_GE3
SQ4282EY	SQ4282EY-T1-GE3	SQ4282EY-T1_GE3
SQ4284EY	SQ4284EY-T1-GE3	SQ4284EY-T1_GE3
SQ4401EY	SQ4401EY-T1-GE3	SQ4401EY-T1_GE3
SQ4410EY	SQ4410EY-T1-GE3	SQ4410EY-T1_GE3
SQ4425EY	SQ4425EY-T1-GE3	SQ4425EY-T1_GE3
SQ4431EY	SQ4431EY-T1-GE3	SQ4431EY-T1_GE3
SQ4435EY	SQ4435EY-T1-GE3	SQ4435EY-T1_GE3
SQ4470EY	SQ4470EY-T1-GE3	SQ4470EY-T1_GE3
SQ4483BEEY	SQ4483BEEY-T1-GE3	SQ4483BEEY-T1_GE3
SQ4483EY	-	SQ4483EY-T1_GE3
SQ4532AEY	-	SQ4532AEY-T1_GE3
SQ4840EY	SQ4840EY-T1-GE3	SQ4840EY-T1_GE3
SQ4850EY	SQ4850EY-T1-GE3	SQ4850EY-T1_GE3
SQ4917EY	SQ4917EY-T1-GE3	SQ4917EY-T1_GE3
SQ4920EY	SQ4920EY-T1-GE3	SQ4920EY-T1_GE3
SQ4937EY	SQ4937EY-T1-GE3	SQ4937EY-T1_GE3
SQ4940AEY	SQ4940AEY-T1-GE3	SQ4940AEY-T1_GE3
SQ4946AEY	SQ4946AEY-T1-GE3	SQ4946AEY-T1_GE3
SQ4949EY	SQ4949EY-T1-GE3	SQ4949EY-T1_GE3
SQ4961EY	SQ4961EY-T1-GE3	SQ4961EY-T1_GE3
SQ9407EY	SQ9407EY-T1-GE3	SQ9407EY-T1_GE3
SQ9945BEY	SQ9945BEY-T1-GE3	SQ9945BEY-T1_GE3

Note

a. Old ordering code is obsolete and no longer valid for new orders



# Package Information

Vishay Siliconix

# SOIC (NARROW): 8-LEAD JEDEC Part Number: MS-012





	MILLIM	IETERS	INCHES		
DIM	Min	Мах	Min	Max	
A	1.35	1.75	0.053	0.069	
A <sub>1</sub>	0.10	0.20	0.004	0.008	
В	0.35	0.51	0.014	0.020	
С	0.19	0.25	0.0075	0.010	
D	4.80	5.00	0.189	0.196	
E	3.80	4.00	0.150	0.157	
е	1.27	BSC	0.050 BSC		
н	5.80	6.20	0.228	0.244	
h	0.25	0.50	0.010	0.020	
L	0.50	0.93	0.020	0.037	
q	0°	8°	0°	8°	
S	0.44	0.64	0.018	0.026	
ECN: C-06527-Rev. I, 11-Sep-06 DWG: 5498					



### TrenchFET<sup>®</sup> Power MOSFETs

### **Application Note 808**

# Mounting LITTLE FOOT<sup>®</sup>, SO-8 Power MOSFETs

#### Wharton McDaniel

Surface-mounted LITTLE FOOT power MOSFETs use integrated circuit and small-signal packages which have been been modified to provide the heat transfer capabilities required by power devices. Leadframe materials and design, molding compounds, and die attach materials have been changed, while the footprint of the packages remains the same.

See Application Note 826, *Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs*, (http://www.vishay.com/ppg?72286), for the basis of the pad design for a LITTLE FOOT SO-8 power MOSFET. In converting this recommended minimum pad to the pad set for a power MOSFET, designers must make two connections: an electrical connection and a thermal connection, to draw heat away from the package.

In the case of the SO-8 package, the thermal connections are very simple. Pins 5, 6, 7, and 8 are the drain of the MOSFET for a single MOSFET package and are connected together. In a dual package, pins 5 and 6 are one drain, and pins 7 and 8 are the other drain. For a small-signal device or integrated circuit, typical connections would be made with traces that are 0.020 inches wide. Since the drain pins serve the additional function of providing the thermal connection to the package, this level of connection is inadequate. The total cross section of the copper may be adequate to carry the current required for the application, but it presents a large thermal impedance. Also, heat spreads in a circular fashion from the heat source. In this case the drain pins are the heat sources when looking at heat spread on the PC board.






Figure 2. Dual MOSFET SO-8 Pad Pattern With Copper Spreading

The minimum recommended pad patterns for the single-MOSFET SO-8 with copper spreading (Figure 1) and dual-MOSFET SO-8 with copper spreading (Figure 2) show the starting point for utilizing the board area available for the heat-spreading copper. To create this pattern, a plane of copper overlies the drain pins. The copper plane connects the drain pins electrically, but more importantly provides planar copper to draw heat from the drain leads and start the process of spreading the heat so it can be dissipated into the ambient air. These patterns use all the available area underneath the body for this purpose.

Since surface-mounted packages are small, and reflow soldering is the most common way in which these are affixed to the PC board, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.


A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low impedance path for heat to move away from the device.

# **Application Note 826**

Vishay Siliconix



**RECOMMENDED MINIMUM PADS FOR SO-8** 



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.