# Single-Chip 10/100M Ethernet PHYceiver with Auto MDIX

## **General Description**

The SR8201F-VB-CG, SR8201FL-VB-CG, and SR8201FN-VB-CG are single-chip/single-port 10/100Mbps Ethernet PHYceivers that support:

- I MII (Media Independent Interface)
- I RMII (Reduced Media Independent Interface)

The SR8201F/FL/FN implement all 10/100M Ethernet Physical-layer functions including the Physical Coding Sublayer (PCS), Physical Medium Attachment (PMA), Twisted Pair Physical Medium Dependent Sublayer (TP-PMD), 10Base-TX Encoder/Decoder, and Twisted-Pair Media Access Unit (TPMAU). The SR8201F/FL/FN support auto MDIX.

A PECL (Pseudo Emitter Coupled Logic) interface is supported to connect with an external 100Base-FX fiber optical transceiver. The chip utilizes an advanced CMOS process to meet low voltage and low power requirements. With on-chip DSP (Digital Signal Processing) technology, the chip provides excellent performance under all operating conditions.

## **Application**

- I MAU (Media Access Unit)
- I DTV (Digital TV)
- I CNR (Communication and Network Riser)
- I Game Console
- Printer and Office Machine
- I DVD Player and Recorder
- I Ethernet Hub
- I Ethernet Switch

In addition, the SR8201F/FL/FN can be used in any embedded system with an Ethernet MAC that needs a UTP physical connection or Fiber PECL interface to an external 100Base-FX optical transceiver module

## **Features**

- I Supports IEEE 802.3az-2010 (EEE)
- 100Base-TX IEEE 802.3u Compliant
- 1 10Base-T IEEE 802.3 Compliant
- I Supports MII mode
- I Supports RMII mode
- I Full/half duplex operation
- I Twisted pair or fiber mode output
- I Supports Auto-Negotiation
- I Supports power down mode
- Supports Link Down Power Saving
- Supports Base Line Wander (BLW)Compensation
- I Supports auto MDIX
- I Supports Interrupt function
- I Support Wake-On\_LAN(WOL)
- I Adaptive Equalization
- Automatic Polarity Correction
- I LEDs
  - n SR8201F and SR8201FL provide two network status LEDs
  - SR8201FN provide three network status
     LEDs
- I Supports 25MHz external crystal or OSC
- I Supports 50MHz external OSC Clock input for RMII
- Provides 50MHz clock source for MAC
- Low power supply 1.1V and 3.3V; 1.1V is generated by an internal regulator
- I 0.11µm CMOS process
- I Packages:
  - n 32-pin MII/RMII QFN 'Green' package (SR8201F)
  - n 48-pin MII/RMII LQFP 'Green' package (SR8201FL)
  - n 48-pin MII/RMII QFN 'Green' package (SR8201FN)

## **Application Diagram**




Figure 1. Application Diagram

## **Block Diagram**




Figure 2. Block Diagram

## **Pin Assignment**

## SR8201F (32-Pin)




Figure. SR8201F QFN-32 Pin Assignments

## SR8201FN (48-Pin)




Figure 4. SR8201FN QFN-48 Pin Assignments

## SR8201FL (48-Pin)




Figure 5. SR8201FL LQFP-48 Pin Assignment

## **Pin Descriptions**

#### 1. MII Interface

Table 1. MII Interface

Table 1. MII Interface							
Pin No (8201F)	Pin No (8201FL)	Pin No (8201FN)	Symbol	Туре	Description		
15	22	22	TXC	O/PD	Transmit Clock. This pin provides a continuous clock as a timing reference for TXD [3:0] and TXEN signals. TXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbps mode.		
20	27	27	TXEN	I/PD	Transmit Enable. The input signal indicates the presence of valid nibble data on TXD [3:0]. An internal weakly pulled low resistor prevents the bus floating.		
-	12	12	TXER	I/PD	Transmit Error.		
16	23	23	TX[0]	I/PD	Transmit Data.		
17	24	24	TXD[1]	I/PD	The MAC will source TXD [0:3] synchronous with TXC when TXEN is asserted. An internal weakly		
18	25	25	TXD[2]	I/PD	pulled low resistor prevents the bus floating.		
19	26	26	TXD[3]	I/PD			
13	19	19	RXC	O/PD	Receive Clock. This pin provides a continuous clock reference for RXDV and RXD [0:3] signals. RXC is 25MHz in 100Mbps mode and 2.5MHz in 10Mbps mode.		
27	38	38	COL	O/PD	Collision Detect. COL is asserted high when a collision is detected on the media.		
26	36	36	CRS/ CRS_DV	O/PD	Carrier Sense. This pin's signal is asserted high if the media is not in Idle state.		
8	13	13	RXDV	LI/O/PD	Receive Data Valid. This pin's signal is asserted high when received data is present on the RXD[3:0] lines. The signal is de-asserted at the end of the packet. The signal is valid on the rising edge of the RXC. This pin should be pulled low when operating in MII mode. 0: MII mode   1: RMII mode   An internal weakly pulled low resistor sets this to the default of MII mode. It is possible to use an external   4.7K $\Omega$ pulled high resistor to enable RMII mode. After power on, the pin operates as the Receive Data Valid pin.		

Core@hips	CoreChips ShenZhen CO.,Ltd

Pin No (8201F)	Pin No (8201FL)	Pin No (8201FN)	Symbol	Туре	Description
9	14	14	RXD[0]	O/PD	Receive Data.  These are the four parallel receive data lines aligned on the nibble boundaries driven
10	16	16	RXD[1]	LI/O/PD	synchronously to the RXC for reception by the external physical unit (PHY).
-	17	17	RXD[2]	O/PD	Note 1: An internal weakly pulled low resistor sets RXD[1] to the LED function (default). Use an
11	-	-	RXD[2]/ INTB	O/PD	external $4.7 \mathrm{K}\Omega$ pulled high resistor to enable the WOL function for the SR8201F. Note 2: The SR8201F Pin11 is named RXD[2]/INTB. When in RMII mode, this pin is used for the interrupt function. See Table 9. Reset and Other Pins, page 12 for INTB descriptions.
12	18	18	RXD[3]/ CLK_CTL	LI/O/PD	Receive Data. This is the parallel receive data line aligned on the nibble boundaries driven synchronously to the RXC for reception by the external physical unit (PHY). RXD[3]/CLK_CTL pin is the Hardware strap in RMII Mode. 1: REF_CLK input mode 0: REF_CLK output mode Note: An internal weakly pulled low resistor sets RXD[3]/CLK_CTL to REF_CLK output mode (default).
28	39	39	RXER/ FXEN	LI/O/PD	Receive Error.  If a 5B decode error occurs, such as invalid /J/K/, invalid /T/R/, or invalid symbol, this pin will go high.  Fiber/UTP Enable.  This pin's status is latched at power on reset to determine the media mode to operate in.  1: Fiber mode  0: UTP mode  An internal weakly pulled low resistor sets this to the default of UTP mode. It is possible to use an external 4.7KΩ pulled high resistor to enable fiber mode. After power on, the pin operates as the Receive Error pin.

## 2. RMII Interface

Table 2. RMII Interface

Pin No (8201F)	Pin No (8201FL)	Pin No (8201FN)	Symbol	Туре	Description
15	22	22	TXC	IO/PD	Synchronous 50MHz Clock Reference for Receive, Transmit, and Control Interface. The direction is decided by Page 7, Register 16. The default direction is reference clock output mode if RXD[3]/CLK_CTL pin floating.
26	36	36	CRS/ CRS_DV	O/PD	Carrier Sense/Receive Data Valid. CRS_DV shall be asserted by the PHY when the receive medium is non-idle.
20	27	27	TXEN	I/PD	Transmit Enable.
16, 17	23, 24	23, 24	TXD[0:1]	I/PD	Transmit Data.

Pin No (8201F)	Pin No (8201FL)	Pin No (8201FN)	Symbol	Туре	Description
9, 10	14, 16	14, 16	RXD[0:1]	O/PD	Receive Data.
28	39	39	RXER/	LI/O/PD	Receive Error. RX_ER is a required output of the PHY, but is an optional input for the MAC.
			FXEN		

## 3. Serial Management Interface

**Table 3. Serial Management Interface** 

Pin No (8201F)	Pin No (8201FL)	Pin No (8201FN)	Symbol	Туре	Description
22	30	30	MDC	I/PU	Management Data Clock. This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock rate can be up to 2.5MHz. Use an internal weakly pulled high resistor to prevent the bus floating.
23	31	31	MDIO	IO/PU	Management Data Input/Output. This pin provides the bi-directional signal used to transfer management information.

## 4. Clock Interface

Table 4. Clock Interface

Pin No (8201F)	Pin No (8201FL)	Pin No (8201FN)	Symbol	Туре	Description
32	43	43	CKXTAL2	Ю	25MHz Crystal Output. This pin provides the 25MHz crystal output. If an external 25MHz/50MHz oscillator or clock is used, connect CKXTAL2 to the oscillator or clock output (Oscillator Requirements, page 51).
31	42	42	CKXTAL1	I	25MHz Crystal Input. This pin provides the 25MHz crystal input. Must be shorted to GND when an external 25MHz/50MHz oscillator or clock drives CKXTAL2.

#### 5. 10M/100M Network Interface

Table 5. 10M/100M Network Interface

	Table 3. Tolyl Tooly Network Interface							
Pin No (8201F)	Pin No (8201FL)	Pin No (8201FN)	Symbol	Туре	Description			
3 4	1 2	1 2	MDI+[0] MDI-[0]	Ю	Transmit Output.  Differential transmit output pair shared by 100Base-TX, 100Base-FX, and 10Base-T modes. When configured as 100Base-TX, output is an MLT-3 encoded waveform. When configured as 100Base-FX, the output is pseudo- ECL level.			
5	4	4	MDI+[1]	Ю	Receive Input. Differential receive input pair shared by 100Base-			
6	5	5	MDI-[1]		TX, 100Base-FX, and 10Base-T modes.			



## 6. Transmit Bias Interface

**Table 6. Transmit Bias Interface** 

Pin No (8201F)	Pin No (8201FL)	Pin No (8201FN)	Symbol	Туре	Description
1	46	1	RSET	I	Transmit Bias Resistor Connection. This pin should be pulled to GND by a 2.49KΩ (1%) resistor to define driving current for the transmit DAC.

## 7. Device Configuration Interface

**Table 7. Device Configuration Interface** 

Pin No (8201F)	Pin No (8201FL)	Pin No (8201FN)	Symbol	Туре	Description
8	13	13	RXDV	LI/O/PD	Receive Data Valid. This pin's signal is asserted high when received data is present on the RXD [3:0] lines. The signal is deasserted at the end of the packet. The signal is valid on the rising edge of the RXC. This pin should be pulled low when operating in MII mode. 0: MII mode   1: RMII mode   An internal weakly pulled low resistor sets this to the default of MII mode. It is possible to use an external $4.7 \mathrm{K}\Omega$ pulled high resistor to enable RMII mode. After power on, the pin operates as the Receive Data Valid pin.
10	16	16	RXD[1]	LI/O/PD	An internal weakly pulled low resistor sets RXD[1] to the LED function (default). Use an external $4.7 \mathrm{K}\Omega$ pulled high resistor to enable the WOL function for the SR8201F.
12	18	18	RXD[3]/ CLK_CTL	LI/O/PD	Receive Data.  This is the parallel receive data line aligned on the nibble boundaries driven synchronously to the RXC for reception by the external physical unit (PHY).  RXD [3]/CLK_CTL pin is the Hardware strap in RMII Mode.  1: REF_CLK input mode  0: REF_CLK output mode  Note: An internal weakly pulled low resistor sets RXD[3]/CLK_CTL to REF_CLK output mode (default).
28	39	39	RXER/ FXEN	LI/O/PD	Fiber/UTP Interface. This pin's status is latched at power on reset to determine the media mode to operate in. 1: Fiber mode 0: UTP mode An internal weakly pulled low resistor sets this to the default of UTP mode. It is possible to use an external 4.7KΩ pulled high resistor to enable fiber mode.

Pin No (8201F)	Pin No (8201FL)	Pin No (8201FN)	Symbol	Туре			Descrip	tion	
-	34	34	LED0/ PHYAD[0]	LI/O/PU LI/O/PU	default a	PHY Address and Customized LED Settings. The default available PHY addresses are: SR8201F: 00000~00011. SR8201FL:			
24	-	-	LED0/ PHYAD[0]/	LI/O/PD LI/O/PD	00000~0 SR8201	00111 (wh 00011 (wh FN: 00000	en PMEB 0~00111.	pin is pull	ed low)
			PMEB			nal LED	Function	Selection	on
25	35	35	LED1/		LED _Sel	00	01	10	11
			PHYAD[1]		LED0	ACT <sub>ALL</sub>	Link <sub>ALL</sub> / ACT <sub>ALL</sub>	Link <sub>10</sub> ACT <sub>ALL</sub>	□ II VI V <sub>10</sub>
			LED2/		LED1	LINK <sub>100</sub>	LINK <sub>100</sub>	LINK <sub>10</sub>	LINK <sub>100</sub> / 0 ACT <sub>100</sub>
-	-	32	PHYAD[2]		LED2	Reserved	Reserve	d Reserve	ed Reserved
					7.17, pa	ge 22. LED_Sel c			see section section 7.19,
					the LED Use an e the WOI	function for external 4. function	or SR8201 7KΩ pulle for SR820	F (defaul d high res 1F.	istor to enable
					with WC With the	L Enabled	l WOL fund	ction enab	the SR8201F bled, the PHY
					LED	00	01	10	11
					_Sel LED1	LINK100	LINK100	LINK100	LINK100/
									ACT100

## 8. Power and Ground Pins

**Table 8. Power and Ground Pins** 

Pin No (8201F)	Pin No (8201FL)	Pin No (8201FN)	Symbol	Туре	Description
7, 30	6, 41	6, 41	AVDD33	Р	<ul><li>3.3V Analog Power Input.</li><li>3.3V power supply for analog circuit; should be well decoupled.</li></ul>
14	15, 21, 37	15, 21, 37	DVDD33	Р	3.3V Digital Power Input. 3.3V power supply for digital circuit.
-	28	28	DVDD10	Р	1.1V Digital Power.
2	48	48	AVDD10O UT	0	Power Output.  Be sure to connect a 0.1µF ceramic capacitor for decoupling purposes.  The connection method is outlined in section 8.8 3.3V Power Supply and Voltage Conversion Circuit, page 37.

Pin No (8201F)	Pin No (8201FL)	Pin No (8201FN)	Symbol	Туре	Description
29	40	40	DVDD10 OUT	0	Power Output.  Be sure to connect a 0.1µF ceramic capacitor for decoupling purposes.  The connection method is outlined in section 8.8 3.3V Power Supply and Voltage Conversion Circuit, page 37.
E-PAD	7, 20,33,47	E-PAD	GND	Р	Ground. Should be connected to a larger GND plane. Exposed Pad (E-Pad) is Analog and Digital Ground.

#### 9. Reset and Other Pins

**Table 9. Reset and Other Pins** 

Pin No (8201F)	Pin No (8201FL)	Pin No (8201FN)	Symbol	Туре	Description
7, 30	6, 41	21	PHYRSTB	I/HZ	RESETB. Set low to reset the chip. For a complete reset, this pin must be asserted low for at least 10ms. Note: When the WOL function is enabled, keep the pin high (SR8201FN only).
14	15, 21, 37		INTB	O/OD	Interrupt. Set low if link status changed, duplex changed, or auto negotiation failed. Active Low. This pin is an open-drain design, and for default value should be pulled high by an external 4.7ΚΩ. If not used, keep floating.
-	28	11	RXD[2]/IN TB	O/PD	Interrupt. Set low if link status changed, duplex changed, or auto negotiation failed. Active Low. This pin is an open-drain design, and for default value should be pulled high by an external $4.7 \mathrm{K}\Omega$ . If not used, keep floating. Note: This pin is used for the interrupt function only when in the RMII mode.
2	48	24	PMEB	O/OD	Power Management Enable. Set low if received a magic packet or wake up frame; active low.

## 10. NC (Not Connected) Pins

Table 10. NC (Not Connected) Pins

Pin No (8201F)	Pin No (8201FL)	Pin No (8201FN)	Symbol	Туре	Description
-	3,8,9,11,	3, 7, 8, 9,	NC	-	Not Connected.
	44,45	10,44, 45,			
		47			

I=Input, O=Output, IO= Bi-directional input and output, PD=Internal Pull down, PU=Internal Pull up,

LI=Latched Input during Power up or Reset, OD= Open Drain Output, P=Power



## **Register Descriptions**

This section describes the functions and usage of the registers available in this file. In this section the following abbreviations are used.

RW: Read/Write RW/LI: Read/Write/Latch In

RO: Read Only RW/SC: Read/Write/Self-Clearing

RC: Read Clear SC: Self-Clear

Table 11. Register 0 Basic Mode Control Register

Address	Name	Description	Mode	Default
0:15	Reset	This bit sets the status and control registers of the	RW/ SC	0
		PHY in the default state. This bit is self-clearing.		
		1: Software reset 0: Normal operation		
		Register 0 and register 1 will return to default values		
		after a software reset (set Bit15 to 1).		
		This action may change the internal PHY state and		
		the state of the physical link associated with the		
		PHY.		
0:14	Loopback	This bit enables loopback of transmit data nibbles	RW	0
		TXD3:0 to the receive data path.		
		1: Enable loopback 0: Normal operation		
0:13	Speed	This bit sets the network speed.	RW	1
	Selection	1: 100Mbps 0: 10Mbps		
		After completing auto negotiation, this bit will reflect		
		the speed status.		
		1: 100Base-T 0: 10Base-T		
		When 100Base-FX mode is enabled, this bit=1 and		
		is read only.		
0:12	Auto	This bit enables/disables the NWay auto-negotiation	RW	1
	Negotiation	function.		
	Enable	1: Enable auto-negotiation; bits 0:13 and 0:8 will be		
		ignored		
		0: Disable auto-negotiation; bits 0:13 and 0:8 will		
		determine the link speed and the data transfer mode,		
		respectively		
		When 100Base-FX mode is enabled, this bit=0 and		
		is read only.		

Address	Name	Description	Mode	Default
0:10	Isolate	1: Electrically isolate the PHY from	RW	0
		MII/GMII/RGMII/RSGMII. PHY is still able to respond		
		to MDC/MDIO.		
		0: Normal operation		
0:11	Power Down	This bit turns down the power of the PHY chip,	RW	0
		including the internal crystal oscillator circuit.		
		The MDC, MDIO is still alive for accessing the MAC.		
		1: Power down 0: Normal operation		
0:9	Restart Auto	This bit allows the NWay auto-negotiation function to	RW/ SC	0
	Negotiation	be reset.		
		1: Re-start auto-negotiation 0: Normal		
		operation		
0:8	Duplex Mode	This bit sets the duplex mode if auto-negotiation is	RW	1
		disabled (bit		
		0:12=0).		
		1: Full duplex0: Half duplex		
		After completing auto-negotiation, this bit will reflect		
		the duplex status.		
		1: Full duplex0: Half duplex		
0:7	Collision Test	Collision Test.	RW	0
		1: Collision test enabled		
		0: Normal operation		
		When set, this bit will cause the COL signal to be		
		asserted in response to the TXEN assertion within		
		512-bit times. The COL signal will be de-asserted		
		within 4-bit times in response to the TXEN de-		
		assertion.		
0:6~0	Reserved	Reserved.	-	-

## Table 12. Register 1 Basic Mode Status Register

Address	Name	Description	Mode	Default
1:15	100Base-T4	1: Enable 100Base-T4 support	RO	0
		0: Suppress 100Base-T4 support		
1:14	100Base_TX_FD	1: Enable 100Base-TX full duplex support	RO	1
		0: Suppress 100Base-TX full duplex support		
1:13	100Base_TX_H	1: Enable 100Base-TX half duplex support	RO	1
	D	0: Suppress 100Base-TX half duplex support		

Address	Name	Description	Mode	Default
1:12	10Base_T_FD	1: Enable 10Base-T full duplex support	RO	1
		0: Suppress 10Base-T full duplex support		
1:11	10_Base_T_HD	1: Enable 10Base-T half duplex support	RO	1
		0: Suppress 10Base-T half duplex support		
1:10~7	Reserved	Reserved.	-	-
1:6	MF Preamble	The SR8201F/FL/FN will accept management frames	RO	1
	Suppression	with preamble suppressed.		
		A minimum of 32 preamble bits are required for the first		
		management interface read/write transaction after reset.		
		One idle bit is required between any two management		
		transactions as per IEEE 802.3u specifications.		
1:5	Auto Negotiation	1: Auto-negotiation process completed	RO	0
	Complete	0: Auto-negotiation process not completed		
1:4	Remote Fault	1: Remote fault condition detected (cleared on read)	RC	0
		0: No remote fault condition detected		
		When in 100Base-FX mode, this bit means an in-band		
		signal Far-End-Fault has been detected (see 8.10 Far		
		End Fault Indication, page 37).		
1:3	Auto-Negotiation	1: PHY is able to perform auto-negotiation	RO	1
	Ability	0: PHY is not able to perform auto-negotiation		
1:2	Link Status	1: Valid link established	RO	0
		0: No valid link established		
		This bit indicates whether the link was lost since the last		
		read. For the current link status, read this register twice.		
1:1	Jabber Detect	1: Jabber condition detected	RO	0
		0: No jabber condition detected		
1:0	Extended	1: Extended register capable (permanently=1)	RO	1
	Capability	0: Not extended register capable		

## Table 13. Register 2 PHY Identifier Register 1

Address	Name	Description	Mode	Default
2:15~0	OUI	Composed of the 6th to 21st bits of the Organizationally	RO	001Ch
		Unique Identifier (OUI), respectively.		

## Table 14. Register 3 PHY Identifier Register 2

Address	Name	Description	Mode	Default
3:15~10	OUI_LSB	Assigned to the 0 through 5th bits of the OUI.	RO	110010
3:9~4	Model Number	Model Number	RO	000001
3:3~0	Revision Number	Revision Number	RO	0110



## Table 15. Register 4 Auto-Negotiation Advertisement Register (ANAR)

This register contains the advertised abilities of this device as they will be transmitted to its link partner during autonegotiation.

Address	Name	Description	Mode	Default
4:15	Next Page	Next Page Bit.	RW	0
		0: Transmitting the primary capability data page		
		1: Transmitting the protocol specific data page		
4:14	Acknowledge	1: Acknowledge reception of link partner capability data	RO	0
		word		
		0: Do not acknowledge reception		
4:13	Remote Fault	1: Advertise remote fault detection capability	RW	0
		0: Do not advertise remote fault detection capability		
4:12	Reserved	Reserved.	-	-
4:11	Asymmetric	1: Advertise asymmetric pause support	RW	0
	PAUSE	0: No support of asymmetric pause		
4:10	Pause	Reserved.	RW	0
4:9	100Base-T4	1: 100Base-T4 is supported by local node	RO	0
		0: 100Base-T4 not supported by local node		
4:8	100Base-TX-FD	1: 100Base-TX full duplex is supported by local node	RW	1
		0: 100Base-TX full duplex not supported by local node		
4:7	100Base-TX	1: 100Base-TX is supported by local node	RW	1
		0: 100Base-TX not supported by local node		
4:6	10Base-T-FD	1: 10Base-T full duplex supported by local node	RW	1
		0: 10Base-T full duplex not supported by local node		
4:5	10Base-T	1: 10Base-T is supported by local node	RW	1
		0: 10Base-T not supported by local node		
4:4~0	Selector Field	Binary Encoded Selector Supported by This Node.	RO	00001
		Currently only CSMA/CD 00001 is specified. No other		
		protocols are supported.		



## Table 16. Register 5 Auto-Negotiation Link Partner Ability Register (ANLPAR)

This register contains the advertised abilities of the Link Partner as received during auto-negotiation. The content changes after a successful auto-negotiation if Next-pages are supported.

Address	Name	Description	Mode	Default
5:15	Next Page	Next Page Bit.	RO	0
		0: Transmitting the primary capability data page		
		1: Transmitting the protocol specific data page		
5:14	Acknowledge	1: Link partner acknowledges reception of local node's	RO	0
		capability data word		
		0: No acknowledgement		
5:13	Remote Fault	1: Link partner is indicating a remote fault	RO	0
		0: Link partner is not indicating a remote fault		
5:12	Reserved	Reserved.	-	-
5:11	Asymmetric	1: Asymmetric Flow control supported by Link Partner	RO	0
	Pause	0: No Asymmetric flow control supported by Link		
		Partner When auto-negotiation is enabled, this bit		
		reflects Link Partner ability.		
5:10	Pause	1: Flow control supported by Link Partner	RO	0
		0: No flow control supported by Link Partner		
		When auto-negotiation is enabled, this bit reflects Link		
		Partner ability (read only).		
5:9	100Base-T4	1: 100Base-T4 is supported by link partner	RO	0
		0: 100Base-T4 not supported by link partner		
5:8	100Base-TX-FD	1: 100Base-TX full duplex is supported by link partner	RO	0
		0: 100Base-TX full duplex not supported by link partner		
5:7	100Base-TX	1: 100Base-TX is supported by link partner	RO	0
		0: 100Base-TX not supported by link partner		
		This bit will also be set if the link in 100Base-TX is		
		established by parallel detection.		
5:6	10Base-T-FD	1: 10Base-T full duplex is supported by link partner	RO	0
		0: 10Base-T full duplex not supported by link partner		
5:5	10Base-T	1: 10Base-T is supported by link partner	RO	0
		0: 10Base-T not supported by link partner		
		This bit will also be set if the link in 10Base-T is		
		established by parallel detection.		
5:4~0	Selector Field	Link Partner's Binary Encoded Node Selector.	RO	00001
		Currently only CSMA/CD 00001 is specified.		



## Table 17. Register 6 Auto-Negotiation Expansion Register (ANER)

This register contains additional status for NWay auto-negotiation.

Address	Name	Description	Mode	Default
6:15~5	Reserved	Reserved.	1	-
6:4	Parallel	1: A fault has been detected via the Parallel Detection	RC	0
	Detection	function		
	Fault	0: No fault has been detected via the Parallel Detection		
		function		
6:3	Link Partner	1: Link Partner is Next Page able	RO	0
	Next	0: Link Partner is not Next Page able		
	Page Ability			
6:2	Local Next Page	1: Next Page is able	RO	0
	Ability	0: Not Next Page able		
6:1	Page Received	1: A New Page has been received	RC	0
		0: A New Page has not been received		
6:0	Link Partner	If Auto-Negotiation is Enabled, This Bit Means:	RO	0
	Auto-Negotiation	1: Link Partner is Auto-Negotiation able		
	Ability	0: Link Partner is not Auto-Negotiation able		

## Table 18. Page 0 Register 13 MACR (MMD Access Control Register; Address 0x0D)

Bits	Name	RW	Default	Description
13.15:14	Function	WO	0	00: Address
				01: Data; no post increment
				10: Data; post increment on reads and writes
				11: Data; post increment on writes only
13.13:5	Reserved	RO	000000000	Reserved.
13.4:0	DEVAD	WO	0	Device Address.

Note 1: Used in conjunction with the MAADR (Register 14) to provide access to the MMD address space.

## Table 19. Page 0 Register 14 MAADR (MMD Access Address Data Register; Address 0x0E)

Bits	Name	RW	Default	Description	
14.15:0	Address Data	RW	0x0000	13.15:14=00	
				à MMD DEVAD's address register	
				13.15:14=01, 10, or 11	
				à MMD DEVAD's data register as indicated by	
				the contents of its address register	

Note: Used in conjunction with the MACR (Register 13) to provide access to the MMD address space.

Note 2: If the access of MAADR is for address (Function=00) then it is directed to the address register within the MMD associated with the value in the DEVAD field.

Note 3: If the access of MAADR is for data (Function!=00) then both the DEVAD field and the MMD address register direct the MAADR data accesses to the appropriate registers within the MMD.



## Table 20. Register 24 Power Saving Mode Register (PSMR)

Address	Name	Description		Default
15	Enpwrsave	Enable Power Saving Mode.	RW	1
		The bit will return to default value by software reset.		
14~0	Reserved	Reserved	-	-

Note: If the REF\_CLK output is needed in RMII output mode, LDPS (Link Down Power Saving) must be disabled (see Table 43, page 36).

Table 21. Register 28 Fiber Mode and Loopback Register

Address	Name	Description	Mode	Default
28:15~6	Reserved	Reserved.	ı	-
28:5	Fxmode	Enable Fiber Mode.	RW	0
28:4~3	Reserved	Reserved.	-	-
28:2	En_autoMDIX	Enable Auto MDIX Function.	RW	1
28:1	Force_MDI	Force MDI/MDIX Mode.	RW	1
		If enable auto MDIX function is disabled:		
		1: Force MDI		
		0: Force MDIX		
28:0	Reserved	Reserved.	-	-

Table 22. Register 30 Interrupt Indicators and SNR Display Register

Address	Name	Description	Mode	Default
30:15	Anerr	Auto-Negotiation Error Interrupt.	RC	0
		1: Enable		
		0: Disable		
30:14	Spdchg	Speed Mode Change Interrupt.	RC	0
		1: Enable		
		0: Disable		
30:13	Duplexchg	Duplex Mode Change Interrupt.	RC	0
		1: Enable		
		0: Disable		
30:12	Reserved	Reserved.	-	-
30:11	Linkstatuschg	Link Status Change Interrupt.	RC	0
		1: Enable		
		0: Disable		
30:10~4	Reserved	Reserved.	-	-
30:3~0	SNR_O	These 4-Bits Show the Signal to Noise Ratio Value.	RO	0000

Table 23. Register 31 Page Select Register

Address	Name	Description		Default
31:15~8	Reserved	Reserved for Internal Testing.	ı	-
31:7~0	PAGE SEL	Select Page Address: 00000000~11111111.	RW	00000000

## Table 24. Page 4 Register 16 EEE Capability Enable Register

Address	Name	Description	Mode	Default
16:15~14	Reserved	Reserved.	-	-
16:13	EEE_10_cap	Enable EEE 10M Capability.	RW	1
16:12	EEE_nway_en	Enable Next Page Exchange in NWay for EEE 100M.	RW/ EFUS	1
16:11~10	Reserved	Reserved.	-	-
16:9	Tx_quiet_en	Enable Ability to Turn Off Power 100TX when TX in Quiet State. This bit is recommended to be set to 1 when EEE is enabled.	RW/ EFUS	1
16:8	Rx_quiet_en	Enable Ability to Turn Off Power 100RX when RX in Quiet state. This bit is recommended to be set to 1 when EEE is enabled.	RW/ EFUS	1
16:7:0	Reserved	Reserved.	-	-

## Table 25. Page 4 Register 21 EEE Capability Register

Address	Name	Description	Mode	Default
21:15~13	Reserved	Reserved.	1	1
21:12	Rg_dis_ldvt	Set to 1 to Disable the Line Driver of the Analog	RW	0
		Circuit.		
21:11~1	Reserved	Reserved.	-	-
21:0	EEE_100_cap	NWay Result to Indicate Link Partner Supports EEE	RO	0
		100M.		

## Table 26. Page 7 Register 16 RMII Mode Setting Register (RMSR)

Address	Name	Description	Mode	Default
16:15~13	Reserved	Reserved.	-	-
16:12	Rg_rmii_clkdir	This Bit Sets the Type of TXC in RMII Mode.	RW/LI	0
		0: Output		
		1: Input		
16:11~8	Rg_rmii_tx_offset	Adjust RMII TX Interface Timing.	RW/EFUS	1111
16:7~4	Rg_rmii_rx_offset	Adjust RMII RX Interface Timing.	RW/EFUS	1111
16:3	Reserved	Reserved.	RW/LI	0

Address	Name	Description	Mode	Default
		2000		

16:2	Rg_rmii_rxdv_sel	0: CRS/CRS_DV pin is CRS_DV signal	RW/EFUS	0
		1: CRS/CRS_DV pin is RXDV signal		
16:1	Rg_rmii_rxdsel	0: RMII data only	RW/EFUS	1
		1: RMII data with SSD Error		
16:0	Reserved	Reserved.	-	-

## Table 27. Page 7 Register 17 Customized LEDs Setting Register

This register is for setting customized LEDs. Table below shows the customized LED matrix table.

#### **Table27.1 Customized LED Matrix Table**

	LINK		ACT			
	10M	100M	ACT			
LED0	Bit0	Bit1	Bit3			
LED1	Bit4	Bit5	Bit7			
LED2	Bit8	Bit9	Bit11			

LED Pin	ACT=0	ACT=1
LINK=0	Floating	All Speed ACT
LINK>0	Selected Speed LINK	Selected Speed LINK+ACT

Note: The SR8201F/FL only supports LED0 and LED1. The SR8201FN supports LED0, LED1, and LED2.

#### Table 27.2. Page7 Register 17 Customized LEDs Setting Register

Address	Name	Description	Mode	Default
17:15~12	Reserved	Reserved.	-	-
17:11~8	LED_sel2	Customized LED2 Setting.	RW/	0000
		Set Bit3 (Page7 Register 19; Table 30, page 24) to 1 to	EFUS	
		enable customized LED function.		
17:7~4	LED_sel1	Customized LED1 Setting.	RW/	0000
		Set Bit3 (Page7 Register 19; Table 30, page 24) to 1 to enable customized LED function.	EFUS	
17:3~0	LED_sel0	Customized LED0 Setting.	RW/	0000
		Set Bit3 (Page7 Register 19; Table 30, page 24) to 1 to	EFUS	
		enable customized LED function.		

## Table 28. Page 7 Register 18 EEE LEDs Enable Register

Address	Name	Description	Mode	Default
18:15~3	Reserved	Reserved.	-	-
18:2	EEE_LED_en2	Enable LED2 in EEE/LPI Mode.	RW	0
18:1	EEE_LED_en1	Enable LED1 in EEE/LPI Mode.	RW	0
18:0	EEE_LED_en0	Enable LED0 in EEE/LPI Mode.	RW	0

## Table 29. Page 7 Register 19 Interrupt, WOL Enable, and LEDs Function Registers

## SR8201F\_VB Datasheet

Address	Name		Description						
19:15~14	Reserved	Reserved.				-	-		
19:13	Int_linkchg	Link Change	Interrupt Mask.			RW	0		
		1: Interrupt p	in Enable						
		0: Interrupt p	0: Interrupt pin Disable						
		This bit set to	o 0 only masks th	e link change inte	rrupt event in the	:			
		INTB pin. Re	eg30 Bit11 alway	s reflects the link	change interrup	t			
		behavior (se	e register 30, pag	e 21).					
19:12	Int_dupchg	Duplex Char	ige Interrupt Mask	<b>ι</b> .		RW	0		
		1: Interrupt p	in Enable						
		0: Interrupt p	in Disable						
		This bit set t	o 0 only masks th	ne duplex change	interrupt event ir	1			
		the INTB pir	n. Reg30 Bit13 a	always reflects the	e duplex change	:			
		interrupt beh	avior (see registe	r 30, page 21).					
19:11	Int_anerr	NWay Error	nterrupt Mask.			RW	0		
		1: Interrupt p	in Enable						
		0: Interrupt p	in Disable						
		This bit set to	o 0 only masks th	e NWay Error inte	errupt event in the	:			
		INTB pin.Re	g30 Bit15 always	reflects the NWa	ay Error interrup	t			
		behavior (se	e register 30, pag	e 21).					
19:10	Rg_led0_wol_sel	LED and Wa	ke-On-LAN Funct	ion Selection (SR	8201F Only).	RW/LI	0		
		1: Wake-On-	LAN Function En	able					
		0: LED Func	tion Enable						
		An internal v	weakly pulled low	resistor sets RX	(D[1] to the LED	)			
		function (def	ault). Use an exte	ernal 4.7KΩ pulle	d high resistor to	•			
		enable the W	OL function for th	e SR8201F.					
19:9~6	Reserved	Reserved.				-	-		
19:5~4	LED_sel[1:0]	Traditional L	ED Function Selec	ction.	T 1	RW/	11		
		LED_sel	LED0	LED1	LED2	EFUS			
		00	ACT <sub>ALL</sub>	Link <sub>100</sub>	Reserved				
		01 Link <sub>ALL</sub> /ACT <sub>ALL</sub> Link <sub>100</sub> Reserved							
		10 Link <sub>10</sub> /ACT <sub>ALL</sub> Link <sub>100</sub> Reserved							
		11 Link <sub>10</sub> /ACT <sub>10</sub> Link <sub>100</sub> /ACT <sub>100</sub> Reserved							
19:3	Customized_LED	Customized LED Enable.				RW/	0		
		1: Customized LED function enable							
		0: Customized LED function disable							
		See the sect							
19:2~1	Reserved	Reserved.	Reserved.						
19:0	En10mlpi	Enable 10M	LPI LED Function	١.		RW	0		

## Table 30. Page 7 Register 20 MII TX Isolate Register

Address	Name	Description	Mode	Defaul t
20:15	Rg_tx_isolate_en	Isolate MII TX Path Signals when TX Idle.	RW	0
20:14~0	Reserved	Reserved.	-	-

## Table 31. Page 7 Register 24 Spread Spectrum Clock Register

Address	Name	Description		Defaul t
24:15~1	Reserved	Reserved.	ı	-
24:0 Rg_dis_ssc		0: SSC function is enabled	RW	0
24.0	Ng_uis_550	1: SSC function is disabled		

## **Table 32. MMD Register Mapping and Definition**

Note: MMD registers are placed at Page 0 Register 13 and Register 14.

Device	Offset	Access	Name	Description
3	0	RW	EEEPC1R	EEE PCS Control 1 Register
3	1	RO/RO, LH	EEEPS1R	EEE PCS Status Control 1 Register
3	20	RO	EEECR	EEE Capability Register
3	22	RC	EEEWER	EEE Wake Error Register
7	60	RW	EEEAR	EEE Advertisement Register
7	61	RO	EEELPAR	EEE Link Partner Ability Register

Note: LH: Latching High

Table 33. EEEPC1R (PCS Control 1 Register, MMD Device 3, Address 0x00)

Bits	Name	RW	Default	Description
3:0:15~11	Reserved	RW	0	Reserved.
3:0:10	Clock Stop Enable	RW	0	1: PHY stops RXC in LPI 0: RXC not stoppable
3:0:9~0	Reserved	RW	0	Reserved.

## Table 34. EEEPS1R (PCS Status 1 Register, MMD Device 3, Address 0x01)

Bits	Name	RW	Default	Description
3:1:15~12	Reserved	RO	0	Reserved.
0.4.44	TVIDID	PQ 111	0	1: TX PCS has received LPI
3:1:11	TX LPI Received	RO, LH	0	0: LPI not received
0.4.40	DV   D  D	RO, LH		1: RX PCS has received LPI
3:1:10	RX LPI Received		0	0: LPI not received

Bits	Name	RW	Default	Description
3:1:9	TX LPI Indication	RO	0	1: TX PCS is currently receiving LPI     0: TX PCS is not currently receiving LPI
3:1:8	RX LPI Indication	RO	0	1: RX PCS is currently receiving LPI     0: RX PCS is not currently receiving LPI
3:1:7	Reserved	RO	0	Reserved.
3:1:6	Clock Stop Capable	RO	1	1: MAC stops TXC in LPI 0: TXC not stoppable
3:1:5~0	Reserved	RO	0	Reserved.

## Table 35. EEECR (EEE Capability Register, MMD Device 3; Address 0x14)

Bits	Name	RW	Default	Description
3:20:15~2	Reserved	RO	0	Reserved.
3:20:1	100Base-TX EEE	RO	1	1: EEE is supported for 100Base-TX EEE 0: EEE is not supported for 100Base-TX EEE
3:20:0	Reserved	RO	1	Reserved.

## Table 36. EEECR (EEE Capability Register, MMD Device 3; Address 0x14)

Bits	Name	RW	Default	Description
3:22:15~0	EEE Wake Error Counter	RC	0	Used by PHY types that support EEE to count wake time faults where the PHY fails to complete its normal wake sequence within the time required for the specific PHY type.

## Table 37. EEEAR (EEE Advertisement Register, MMD Device 7; Address 0x3c)

Bits	Name	RW	Default	Description	
7:60:15~3	Reserved	RW	0	Reserved.	
7:60:1	100Base-TX EEE	RW	1	Advertise 100Base-TX EEE Capability.	
				1: Advertise	
				0: Do not advertise	
7:60:0	Reserved	RW	0	Reserved.	

## Table 38. EEELPAR (EEE Link Partner Ability Register, MMD Device 7; Address 0x3d)

Bits	Name	RW	Default	Description		
7:61:15~3	Reserved	RO	0	Reserved.		
7:61:1	LP 100Base-TX	RO	0	1: Link Partner is capable of 100Base-TX EEE		
	EEE			0: Link Partner is not capable of 100Base-TX		
				EEE		
7:61:0	Reserved	RO	0	Reserved.		



## **Functional Description**

The SR8201F/FL/FN PHYceiver is a physical layer device that integrates 10Base-T and 100Base-TX/100Base-FX functions, and some extra power management features. This device supports the following functions:

- I MII interface with MDC/MDIO management interface to communicate with the MAC
- I IEEE 802.3u clause 28 Auto-Negotiation ability
- I Speed, duplex, auto-negotiation ability configurable by hard wire or MDC/MDIO
- I Power Down mode support
- I 4B/5B transform
- I Scrambling/De-scrambling
- I NRZ to NRZI, NRZI to MLT-3
- I Manchester Encode and Decode for 10Base-T operation
- I Clock and Data recovery
- I Adaptive Equalization
- I Automatic Polarity Correction
- I Far End Fault Indication (FEFI) in fiber mode
- I Network status LEDs
- I Wake-On-LAN (WOL)
- I Energy Efficient Ethernet (EEE)
- I Spread Spectrum Clock (SSC) for RMII REF\_CLK output mode

## 1. MII and Management Interface

#### 1.1. Data Transition

The MII (Media Independent Interface) is an 18-signal interface (as described in IEEE 802.3u) supplying a standard interface between the PHY and MAC layer.

This interface operates at two frequencies; 25MHz and 2.5MHz, to support 100Mbps/10Mbps bandwidth for both transmit and receive functions.

#### **Transmission**

The MAC asserts the TXEN signal. It then changes byte data into 4-bit nibbles and passes them to the PHY via TXD[3:0]. The PHY will sample TXD[3:0] synchronously with TXC – the transmit clock signal supplied by the PHY – during the interval TXEN is asserted.

#### Reception

The PHY asserts the RXDV signal. It passes the received nibble data RXD[3:0] clocked by RXC. CRS and COL signals are used for collision detection and handling.

In 100Base-TX mode, when the decoded signal in 5B is not IDLE, the CRS signal will assert. When 5B is recognized as IDLE it will be de-asserted. In 10Base-T mode, CRS will assert when the 10M preamble has been confirmed and will be de-asserted when the IDLE pattern has been confirmed.

The RXDV signal will be asserted when decoded 5B are /J/K/ and will be de-asserted if the 5B are /T/R/ or IDLE in 100Mbps mode. In 10Mbps mode, the RXDV signal is the same as the CRS signal.

The RXER (Receive Error) signal will be asserted if any 5B decode errors occur, e.g., an invalid J/K, invalid T/R, or invalid symbol. This pin will go high for one or more clock periods to indicate to the reconciliation sublayer that an error was detected somewhere in the frame.

#### 1.2. Serial Management Interface

The MAC layer device can use the MDC/MDIO management interface to control a maximum of 4 (SR8201F/FL) or 8 (SR8201FN) devices, configured with different PHY addresses (00b to 11b for the SR8201F/FL; 000b to 111b for the SR8201FN). Frames transmitted on the MDC/MDIO Management Interface should have the frame structure shown in table as below.

**Table 39. Management Frame Format** 

	Management Frame Fields							
Preamble ST OP PHYAD REGAD TA DAT				DATA	IDLE			
Read	11	01	10	AAAAA	RRRRR	Z0	DDDDDDDDDDDDDD	Z
Write	11	01	01	AAAAA	RRRRR	10	DDDDDDDDDDDDDD	Z

During a hardware reset, the logic levels of pins 20(PHYAD[0]) and 10(PHYAD[1]) are latched to be set as the PHY address for management communication via the serial interface. The read and write frame structure for the management interface is illustrated in Figure show as below.




Figure 6. Read Cycle




Figure 7. Write Cycle

Table 40. Serial Management

Name	Description
Preamble	32 Contiguous Logical 1's Sent by the MAC on MDIO, along with 32 Corresponding Cycles on MDC. This provides synchronization for the PHY.
ST	Start of Frame. Indicated by a 01 pattern.
OP	Operation Code. Read: 10 Write: 01

Name	Description
PHYAD	PHY Address.
	Up to 4 PHYs can be connected to one MAC. This 2-bit field selects which PHY the frame is directed to.
REGAD	Register Address.
	This is a 5-bit field that sets which of the 32 registers of the PHY this operation refers to.
TA	Turnaround.
	This is a 2-bit-time spacing between the register address and the data field of a frame to avoid
	contention during a read transaction. For a read transaction, both the STA and the PHY remain in a
	high-impedance state for the first bit time of the turnaround. The PHY drives a zero bit during the second
	bit time of the turnaround of a read transaction.
DATA	Data.
	These are the 16 bits of data.
IDLE	Idle Condition.
	Not truly part of the management frame. This is a high impedance state. Electrically, the PHY's pull-up
	resistor will pull the MDIO line to a logical '1'.

#### 2. Interrupt

Whenever there is a status change on the media detected by the SR8201F, the correspond interrupt status registers (page0 register14) will be set, and the interrupt pin (LED1/INTB Pin21) will be drived to low to issue an interrupt event. The MAC senses the status change and accesses the page0 register14 through the MDC/MDIO interface in response.

Once these status registers page0 register30 have been read by the MAC through the MDC/MDIO, the INTB is de-asserted. The SR8201FN/FL interrupt function removes the need for continuous polling through the MDC/MDIO management interface.

Note 1: The SR8201F RXD[2]/INTB pin (Pin11) is used for the interrupt function only when in the RMII mode.

Note2: The Interrupt function is disabled by default. To enable this function, refer to Interrupt Enable Function Register

#### 3. Auto-Negotiation and Parallel Detection

The SR8201F supports IEEE 802.3u clause 28 Auto-negotiation for operation with other transceivers supporting auto-negotiation. The SR8201F can auto-detect the link partner's abilities and determine the highest speed/duplex configuration possible between the two devices. If the link partner does not support auto-negotiation, then the SR8201F will enable half-duplex mode and enter parallel detection mode. The SR8201F will default to transmitting FLP (Fast Link Pulse) and wait for the link partner to respond. If the SR8201F receives a FLP, then the auto-negotiation process will continue. If it receives an NLP (Normal Link Pulse), then the SR8201F will change to 10Mbps and half-duplex mode. If it receives a 100Mbps IDLE pattern, it will change to 100Mbps and half-duplex mode.

#### 3.1 Setting the Medium Type and Interface Mode to MAC

FXEN	RXDV	Operation Mode		
Н	L	Fiber Mode and MII Mode		
Н	Н	Fiber Mode and RMII Mode		
Н	X	Fiber Mode and MII Mode		
L	L	UTP Mode and MII Mode		
L	Н	UTP Mode and RMII Mode		
L	Х	UTP Mode and MII Mode		

#### 4. LED Functions

The SR8201FN supports three LED signals, and the SR8201F and SR8201FL support two LED signals, in four configurable operation modes. The following sections describe the various LED actions.

#### 4.1. LED and PHY Address

As the PHYAD[0] strap options share the LED output pins, the external combinations required for strapping and LED usage must be considered in order to avoid contention. Specifically, when the LED outputs are used to drive LEDs directly, the active state of each output driver is dependent on the logic level sampled by the corresponding PHYAD input upon power-up/reset. For example, as Figure (left-side) shows, if a given PHYAD input is resistively pulled high then the corresponding output will be configured as an active low driver. On the right side, we can see that if a given PHYAD input is resistively pulled low then the corresponding output will be configured as an active high driver. The PHY address configuration pins should not be connected to GND or VCC directly, but must be pulled high or low through a resistor (e.g.,4.7K $\Omega$ ).If no LED indications are needed,the components of the LED path (LED+510 $\Omega$ ) can be removed.




Figure 8. LED and PHY Address Configuration

#### 4.2. Link Monitor

The Link Monitor senses link integrity, such as LINK10,LINK100,LINK100/ACT, or LINK100/ACT. Whenever link status is established, the specific link LED pin is driven low. Once a cable is disconnected, the link LED pin is driven high, indicating that no network connection exists.

#### 4.3. RX LED

In 10/100M mode, blinking of the RX LED indicates that receive activity is occurring.




Figure 9. RX LED

#### 4.4. TX LED

In 10/100M mode, blinking of the TX LED indicates that transmit activity is occurring.




Figure 10. TX LED

#### **4.5. TX/RX LED**

In 10/100M mode, blinking of the TX/RX LED indicates that both transmit and receive activity is occurring.




Figure 11. TX/RX LED

#### 4.6. LINK/ACT LED

In 10/100M mode, blinking of the LINK/ACT LED indicates that the SR8201F is linked and operating properly. When this LED is high for extended periods, it indicates that a link problem exists.




Figure 12. LINK/ACT LED

#### 4.7 Customized LED

The SR8201F/FL/FN supports programmable LEDs in 10/100Mbps mode. This function can be enabled/disabled via page7, reg19[3] register (Figure below).

Refer to page7 register17, page 23 for customized LED register setting.




Figure 13. Customized LED with/without LPI LED Mode

#### 4.8 EEE LED Behavior

EEE Idle mode: LED continuous slow blinking.

EEE Active mode: LED fast and slow blinking (on packet transmission and reception). Refer to page7 register18, page 23 for EEE LED enable setting.




Figure 14. EEE LED Behavior

## 5. Power Down and Link Down Power Saving Modes

Two types of Power Saving mode operation are supported. This section describes how to implement each mode through software.

**Table 42. Power Saving Mode Pin Settings** 

Mode	Description
PWD	Setting bit 11 of register 0 to 1 puts the SR8201F/FL/FN into Power Down Mode (PWD). This is the
	maximum power saving mode while the SR8201F/FL/FN is still 'live'. In PWD mode, the
	SR8201F/FL/FN will turn off all analog/digital functions except the MDC/MDIO management interface.
	Therefore, if the SR8201F/FL/FN is put into PWD mode and the MAC wants to recall the PHY, it must
	create the MDC/MDIO timing by itself (this is done by software).
	Setting bit 15 of register 24 to 1 will put the SR8201F/FL/FN into LDPS (Link Down Power Saving)
	mode. In LDPS mode, the SR8201F/FL/FN will detect the link status to decide whether or not to turn
LDDC	off the transmit function. If the link is off, FLP or 100Mbps IDLE/10Mbps NLP will not be transmitted.
LDPS	However, some signals similar to NLP will be transmitted. Once the receiver detects leveled signals, it
	will stop the signal and transmit FLP or 100Mbps IDLE/10Mbps NLP again. This can cut power used
	by 60%~80% when the link is down.

#### 6. 10M/100M Transmit and Receive

## 6.1. 100Base-TX Transmit and Receive Operation

#### 100Base-TX Transmit

Transmit data in 4-bit nibbles (TXD[3:0]) clocked at 25MHz (TXC) is transformed into 5B symbol code (4B/5B encoding). Scrambling, serializing, and conversion to 125MHz, and NRZ to NRZI then takes place. After this process, the NRZI signal is passed to the MLT-3 encoder, then to the transmit line driver. The transmitter will first

assert TXEN. Before transmitting the data pattern, it will send a /J/K/ symbol (Start-of-frame delimiter), the data symbol, and finally a /T/R/ symbol known as the End-Of-Frame delimiter. For better EMI performance, the seed of the scrambler is based on the PHY address. In a hub/switch environment, each SR8201F will have different scrambler seeds and so spread the output of the MLT-3 signals.

#### 100Base-TX Receive

The received signal is compensated by the adaptive equalizer to make up for signal loss due to cable attenuation and Inter Symbol Interference (ISI). Baseline Wander Correction monitors the process and dynamically applies corrections to the process of signal equalization. The Phase Locked Loop (PLL) then recovers the timing information from the signals and from the receive clock. With this, the received signal is sampled to form NRZI (Non-Return-to-Zero Inverted) data. The next steps are the NRZI to NRZ (Non-Return-to-Zero) process, unscrambling of the data, serial to parallel and 5B to 4B conversion, and passing of the 4B nibble to the MII interface.

#### 6.2. 100Base-FX Fiber Transmit and Receive Operation

The SR8201F/FL/FN can be configured to 100Base-FX mode via hardware configuration. The hardware 100Base-FX setting takes priority over NWay settings. A scrambler is not required in 100Base-FX. **100Base-FX Transmit** 

Di-bits of TXD are processed as 100Base-TX except without a scrambler before the NRZI stage. Instead of converting to MLT-3 signals, as in 100Base-TX, the serial data stream is driven out as NRZI PECL signals, which enter the fiber transceiver in differential-pair form.

#### 100Base-FX Receive

The signal is received through PECL receiver inputs from the fiber transceiver and directly passed to the clock recovery circuit for data/clock recovery. The scrambler/de-scrambler is bypassed in 100Base-FX.

#### 6.3. 10Base-T Transmit and Receive Operation 10Base-T Transmit

Transmit data in 4-bit nibbles (TXD[3:0]) clocked at 2.5MHz (TXC) is first fed to a parallel-to-serial converter, then the 10Mbps NRZ signal is sent to a Manchester encoder. The Manchester encoder converts the 10Mbps NRZ data into a Manchester Encoded data stream for the TP transmitter and adds a Start of Idle pulse (SOI) at the end of the packet as specified in IEEE 802.3. Finally, the encoded data stream is shaped by a band-limited filter embedded in the SR8201F and then transmitted.

#### 10Base-T Receive

In 10Base-T receive mode, the Manchester decoder in the SR8201F/FL/FN converts the Manchester encoded data stream into NRZ data by decoding the data and stripping off the SOI pulse. The serial NRZ data stream is then converted to a parallel 4-bit nibble signal (RXD[0:3]).

#### 7. Reset and Transmit Bias

There are two SR8201F/FL/FN reset types:

- Hardware Reset: Pull the PHYRSTB pin high for at least 150ms to access the SR8201F/FL/FN registers. Pull the PHYRSTB pin low for at least 10ms and then pull high. All registers will return to default values after a hardware reset. The media interface will disconnect and restart the autonegotiation/parallel detection process.
- 2. Software Reset: Set register 0 bit 15 to 1 for at least 20ms to access the SR8201F/FL/FN registers. A Software reset will only partially reset the registers, and will reset the chip status to 'initializing'.

The RSET pin must be pulled low by a  $2.49K\Omega$  resistor with 1% accuracy to establish an accurate transmit bias. This will affect the signal quality of the transmit waveform. Keep its circuitry away from other clock traces and transmit/receive paths to avoid signal interference.



## 8. 3.3V Power Supply and Voltage Conversion Circuit

The SR8201F/FL/FN is fabricated in a 0.11µm process. The core circuit needs to be powered by 1.1V, however, the digital IO and DAC circuits need a 3.3V power supply. Regulators are embedded in the SR8201F/FL/FN to convert 3.3V to 1.1V.

Note: The internal linear regulator output voltage is 1.1V. A 1.05V is supplied when using external core power. The external 1.05V power supply is not suggested for the SR8201F/FL as the internal regulators cannot be disabled (the SR8201F/FL does not have an EN\_LDO\_OUT pin to disable the internal 1.1V power supply), and the internal and external power sources may conflict.

As with many commercial voltage conversion devices, the 1.1V output pin of this circuit requires the use of an output capacitor (0.1µF X5R low-ESR ceramic capacitor) as part of the device frequency compensation.

The analog and digital ground planes should be as large and intact as possible. If the ground plane is large enough, the analog and digital grounds can be separated, which is the ideal configuration. However, if the total ground plane is not sufficiently large, partition of the ground plane is not a good idea. In this case, all the ground pins can be connected together to a larger single and intact ground plane.

Note: The embedded 1.1V LDO is designed for PHYceiver device internal use only. Do not provide this power to other devices.

#### 9. Automatic Polarity Correction

The SR8201F automatically corrects polarity errors on the receive pairs in 10Base-T mode (polarity is irrelevant in 100Base-TX mode). In 10Base-T mode, polarity errors are corrected based on the detection of validly spaced link pulses. Detection begins during the MDI crossover detection phase and locks when the 10Base-T link is up. The polarity becomes unlocked when the link goes down.

#### 10. Far End Fault Indication

The MII Reg.1.4 (Remote Fault) is the Far End Fault Indication (FEFI) bit when 100FX mode is enabled, and indicates when a FEFI has been detected. FEFI is an alternative in-band signaling method that is composed of 84 consecutive '1's followed by one '0'. When the SR8201F/FL/FN detects this pattern three times, Reg.1.4 is set, which means the transmit path (the Remote side's receive path) has a problem. On the other hand, if an incoming signal fails to cause a 'Link OK', the SR8201F/FL/FN will start sending this pattern, which in turn causes the remote side to detect a Far End Fault. This means that the receive path has a problem from the point of view of the SR8201F/FL/FN. The FEFI mechanism is used only in 100Base-FX mode.

#### 11. Wake-On-LAN (WOL)

#### 11.1 Magic Packet and Wake-Up Frame Format

The SR8201F/FL/FN can monitor the network for a Wake-Up Frame or a Magic Packet, and notify the system via the PMEB (Power Management Event; 'B' means low active) pin when such a packet or event occurs. The system can then be restored to a normal state to process incoming jobs. The PMEB pin mustbe connected with a 4.7k-ohm resistor and pulled up to 3.3V. When the Wake-Up Frame or a Magic Packet is sent to the PHY, the PMEB pin will be set low to notify the system to wake up. Refer to the WOL application note for details.

Magic Packet Wake-Up occurs only when the following conditions are met:

- I The destination address of the received Magic Packet is acceptable to the SR8201F/FL/FN, e.g., a broadcast, multicast, or unicast packet addressed to the current SR8201F/FL/FN.
- I The received Magic Packet does not contain a CRC error.
- I The Magic Packet pattern matches; i.e., 6 \* FFh + MISC (can be none) + 16 \* DID (Destination ID) in any part of a valid Ethernet packet.

A Wake-Up Frame event occurs only when the following conditions are met:

- I The destination address of the received Wake-Up Frame is acceptable to the SR8201F/FL/FN, e.g., a broadcast, multicast, or unicast address to the current SR8201F/FL/FN.
- I The received Wake-Up Frame does not contain a CRC error.
- I The 16-bit CRC of the received Wake-Up Frame matches the 16-bit CRC of the sample Wake-Up Frame pattern given by the local machine's OS. Or, the SR8201F/FL/FN is configured to allow direct packet wake up, e.g., a broadcast, multicast, or unicast network packet.
- Note 1: 16-bit CRC: The SR8201F/FL/FN supports eight long-Wake-Up frames (covering 128 mask bytes from offset 0 to 127 of any incoming network packet). CRC16 polynomial=x16+x12+x5+1.
- Note 2: Refer to the WOL Application Note for detailed Wake-On-LAN register settings and waveform timings.

#### 11.2 Active Low Wake-On-LAN

When the PHY receives a Wake-Up Frame or a Magic Packet from the link partner, the PMEB pin will go low and the MAC will wake up after a T cycle. The PMEB pin will be reset to high via the system or MAC (Two figures below). Refer to the WOL Application Note for details.




Figure 15. Active Low When Receiving a Magic Packet




Figure 16. Active Low When Receiving a Wake-Up Frame

#### 11.3. Pulse Low Wake-On-LAN

When the PHY receives a Wake-Up Frame or a Magic Packet from the link partner, the PMEB pin will go low for a period (84ms, 168ms (default), 336ms, or 672ms; set through the MDC/MDIO), and will wake up after a T cycle (Two figures below).

Refer to the WOL Application Note for details.




Figure 17. Pulse Low When Receiving a Magic Packet




Figure 18. Pulse Low When Receiving a Wake-Up Frame

#### 11.4 Wake-On-LAN Pin Types (MII Mode)

Table 43. Wake-On-LAN Pin Types (MII Mode)

Table 45. Wake-O						
Name	Туре	100M	10M	Idle	WOL Enable	
TXC	O/PD	25M CLK Output	2.5M CLK Output	2.5M CLK Output	O (2.5M/25M)/L/PD1	
TXEN	I/PD	I	I	I	I/PD	
TXD[0:3]	I/PD	I	I	I	I/PD	
RXC	O/PD	25M CLK Output	2.5M CLK Output	2.5M CLK Output	O (2.5M/25M)/PD2	
COL	LI/O/PD	0	0	0	O or PD2	
CRS	LI/O/PD	0	0	0	O or PD2	
RXDV	LI/O/PD	0	0	0	O or PD2	
RXD[0:2]	O/PD	0	0	0	O or PD2	
RXD[3]	LI/O/PD	0	0	0	O or PD2	
RXER	LI/O/PD	0	0	0	O or PD2	
MDC	I/PU	I	I	I	I/PU	
MDIO	IO/PU	Ю	Ю	Ю	IO/PU	

Note 1: If TX Isolate=1, the TXC is halted and the pin type is 'L'. Set page0, register0, and bit10=1 to change the TXC pin type to 'PD'.



Note 2: If RX Isolate=1, all the MII RX interfaces are halted and the pin types are 'PD'.

#### 11.5 Wake-On-LAN Pin Types (RMII Mode)

Table 44. Wake-On-LAN Pin Types (RMII Mode)

	_	Normal			WOL Enable
Name	Type	100M	10M	10M Idle	
TXC (REF_CLK)1	IO/PD	50M CLK	50M CLK	50M CLK	I/O (FOM)2
		Input/Output	Input/Output	Input/Output	I/O (50M)2
TXEN	I/PD	1	I	I	I/PD
TXD[0:1]	I/PD	I	I	I	I/PD
CRS_DV	LI/O/PD	0	0	0	O or PD3
RXD[0:1]	O/PD	0	0	0	O or PD3
RXER	LI/O/PD	0	0	0	O or PD3
MDC	I/PU	I	I	I	I/PU
MDIO	IO/PU	Ю	Ю	Ю	IO/PU

Note 1: If TXC (REF\_CLK) is in input mode (MAC to PHY), the REF\_CLK cannot halt at WOL Enable.

Note 2: When REF\_CLK is in output mode (PHY to MAC), the REF\_CLK cannot halt (always toggles 50MHz out). To set the TXC pin type to 'PD', set page0, register0, bit10=1.

Note 3: If RX Isolate=1, all RMII RX interfaces are halted and the pin types are 'PD'.

# 12. Energy Efficient Ethernet (EEE)

The SR8201F/FL/FN supports IEEE 802.3az-2010, also known as Energy Efficient Ethernet (EEE), at 10Mbps and 100Mbps. It provides a protocol to coordinate transitions to/from a lower power consumption level (Low Power Idle mode) based on link utilization. When no packets are being transmitted, the system goes to Low Power Idle mode to save power. When packets need to be transmitted, the system returns to normal mode, and does this without changing the link status and without dropping/corrupting frames.

To save power, when the system is in Low Power Idle mode, most of the circuits are disabled; however, the transition time to/from Low Power Idle mode is kept small enough to be transparent to upper layer protocols and applications.

EEE also specifies a negotiation method to enable link partners to determine whether EEE is supported. Refer to <a href="http://www.ieee802.org/3/az/index.html">http://www.ieee802.org/3/az/index.html</a> for more details.

Refer to the 'SR8201(F\_FL\_FN)\_Ethernet\_Transceiver\_(R)MII\_EEE\_App\_Note' for EEE MII/RMII power saving mode register settings.

### 13. Spread Spectrum Clock (SSC)

The RMII REF\_CLK path can be a source of EMI noise. Spread Spectrum Clock (SSC) spreads the REF\_CLK signal across a wider bandwidth, reducing the peak radiated energy at any one frequency, and lowering unwanted EMI noise.

The SSC function is enabled by default when using RMII REF\_CLK output mode (see Page 7 Register 24 Spread Spectrum Clock Register, page 25).




Figure 19. Spectrum Spread Clock

### **Electrical Characteristics**

### 1. DC Characteristics

### 1.1 Absolute Maximum Ratings

**Table 45. Absolute Maximum Ratings** 

Parameter	Symbol	Range	Units
Supply Voltage 3.3V	DVDD33, AVDD33	-0.4 ~ 3.7	V
Supply Voltage 1.05V*	DVDD10, DVDD10OUT,	0.4 4.20	.,
	AVDD10OUT	-0.1 ~ 1.26	V
Input Voltage	DC Input	-0.3 ~ Corresponding Supply Voltage	\/
		+0.5V	V
Output Voltage	DC Output	-0.3 ~ Corresponding Supply Voltage +0.5V	V
Storage Temperature	N/A	-55 ~ 125	°C

Note: The internal linear regulator output voltage is 1.1V.


### 1.2 Recommend Operation Conditions

**Table 46. Recommend Operation Conditions** 

Parameter	Pins	Range	Typical	Units
Supply Voltage VDD	DVDD33, AVDD33	2.97 ~ 3.63	3.63	V
	DVDD10, DVDD10OUT, AVDD10OUT	1.00 ~ 1.16*	1.16	V
Ambient Operating Temperature TA		0 ~70	70	°C
Maximum Junction Temperature	-	- ~125	125	°C

### 1.3 Power On and PHY Reset Sequence

The SR8201F/FL/FN needs 150ms power on time. After 150ms it can access the PHY register from MDC/MDIO



Note1: If there is no PHY Reset sequence, the MAC can access the PHY Register at point A. Note2: If there is a PHY Reset sequence, the MAC can access the PHY Register at point B. Note3: The Internal LDO (Linear Regulator) output voltage is 1.1V.

Figure 20. Power On and PHY Reset Sequence

Table 47. Power On and PHY Reset Sequence

Symbol	Description	Minimum	Maximum
Rt1	3.3V Rise Time@ Power On Sequence	100µs	-
Rt2	1.05V Rise Time@ Power On and PHY Reset Sequence	100µs	-
Rt3	PHYRSTB De-Assert after PHY_3.3V Stable	80µs	-

Note: Rt2 requires 100µs Rise Time only when using an external 1.05V power supply.

### 1.4 RMII Input Mode Power Dissipation

The whole system power dissipation (including regulator loss) is shown in Table below.

Table 48. RMII Input Mode Power Dissipation (Whole System)

Symbol	Condition	SR8201F	SR8201FN	SR8201FL	Unit
P <sub>10IDLE</sub>	10Base-T Idle (EEE not Enabled)	36.3	36.3	36.3	mW
P <sub>10F</sub>	10Base-T Full Duplex	108.9	118.8	108.9	mW
P <sub>100IDLE</sub>	100Base-T Idle (EEE not Enabled)	148.5	151.8	155.1	mW
P <sub>100IDLEEEE</sub>	100Base-T Idle with EEE	56.1	56.1	62.7	mW
P <sub>100F</sub>	100Base-T Full Duplex	174.9	178.2	178.2	mW
P <sub>LDPS</sub>	Link Down Power Saving	20.328	17.985	23.1	mW
P <sub>PHYRST</sub>	PHY Reset	3.3	3.3	3.3	mW

Note: Setting page 4 register 21 bit12 to '1' will reduce power consumption when the system is idle.

1.5 Input Voltage: Vcc

Table 49. Input Voltage: Vcc

Symbol	Condition		Minimum	Maximum
TTL V <sub>IH</sub>	Input High Voltage	-	0.5*Vcc	Vcc+0.5V
TTL V <sub>IL</sub>	Input Low Voltage	-	-0.5V	0.7V
TTL V <sub>OH</sub>	Output High Voltage	IOH=-8mA	0.65*Vcc	Vcc
TTL V <sub>OL</sub>	Output Low Voltage	IOL=8mA	-	0.7V
TTL I <sub>OZ</sub>	Tri-State Leakage	Vout=Vcc or GND	-110µA	10µA
I <sub>IN</sub>	Input Current	Vin=Vcc or GND	-1µA	10µA
I <sub>PL</sub>	Input Current with Internal Weakly Pulled	Vin=Vcc or GND	-1µA	100μΑ
	Low Resistor			
Ірн	Input Current with Internal Weakly Pulled High Resistor	Vin=Vcc or GND	-110µA	10μΑ
PECL V <sub>IH</sub>	PECL Input High Voltage	-	Vdd-1.16V	Vdd-0.88V
PECL V <sub>IL</sub>	PECL Input Low Voltage	-	Vdd-1.81V	Vdd-1.47V
PECL V <sub>OH</sub>	PECL Output High Voltage	-	Vdd-1.02V	-
PECL V <sub>OL</sub>	PECL Output Low Voltage	-	-	Vdd-1.62V

### 2. AC Characteristics

All output timing assumes equivalent loading between 10pF and 25pF that includes PCB layout traces and other connected devices (e.g., MAC).

### 2.1 MII Transmission Cycle Timing




Figure 21. MII Interface Setup/Hold Time Definitions

Figures below show an example of a packet transfer from MAC to PHY on the MII interface.




Figure 22. MII Transmission Cycle Timing-1




Figure 23. MII Transmission Cycle Timing-2

**Table 50. MII Transmission Cycle Timing** 

Symbol	Description		Minimum	Typical	Maximum	Unit
t <sub>1</sub>	TXCLK High Pulse Width	100Mbps	14	20	26	ns
		10Mbps	140	200	260	ns
t2	TXCLK Low Pulse Width	100Mbps	14	20	26	ns
		10Mbps	140	200	260	ns
t3	TXCLK Period	100Mbps	-	40	-	ns
		10Mbps	-	400	-	ns
t4	TXEN, TXD[0:3]	100Mbps	10	1	-	ns
	Setup to TXCLK Rising Edge	10Mbps	5	1	-	ns
t5	TXEN, TXD[0:3]	100Mbps	0	-	-	ns
	Hold After TXCLK Rising Edge	10Mbps	0	-	-	ns
t6	TXEN Sampled to CRS High	100Mbps	-	1	40	ns
		10Mbps	-	•	400	ns
t7	TXEN Sampled to CRS Low	100Mbps	-	1	160	ns
		10Mbps	-	-	2000	ns

# 2.2 MII Reception Cycle Timing

Figures below show an example of a packet transfer from PHY to MAC on the MII interface.




Figure 24. MII Reception Cycle Timing-1




Figure 25. MII Reception Cycle Timing-2

Table 51. MII Reception Cycle Timing

Symbol	Description		Minimum	Typical	Maximum	Unit
	RXCLK High Pulse Width	100Mbps	14	20	26	ns
t <sub>1</sub>		10Mbps	14	200	260	ns
			0			
	RXCLK Low Pulse Width	100Mbps	14	20	26	ns
t2		10Mbps	14	200	260	ns
		100Mbps				
	RXCLK Period	100Mbps	-	40	-	ns
t3		10Mbps	-	400	-	ns
	RXER, RXDV,	100Mbps	10	-	-	ns
t4	RXD[0:3] Setup to RXCLK Rising Edge	10Mbps	10	-	-	ns
	RXER, RXDV, RXD[0:3]	100Mbps	10	-	-	ns
t5	Hold After RXCLK Rising Edge	10Mbps	10	1	-	ns
	Receive Frame to CRS High	100Mbps	-	ı	130	ns
t6		10Mbps	-	-	2000	ns
	End of Receive Frame to CRS Low	100Mbps	-	-	240	ns
t7		10Mbps	-	-	1000	ns
	Receive Frame to Sampled Edge of RXDV		-	-	150	ns
t6		•	-	-	3200	ns
	End of Receive Frame to Sampled Edge of	•	-	-		ns
t9	RXDV	•	-	-		ns

### 2.3 RMII Transmission and Reception Cycle Timing




Figure 26. RMII Interface Setup, Hold Time, and Output Delay Time Definitions




Figure 27. RMII Transmission and Reception Cycle Timing

Table 52. RMI	I Transmission	and Recep	tion Cycle	Timina
---------------	----------------	-----------	------------	--------

Symbol	Description	Minimum	Typical	Maximum	Unit
REFCLK Frequency	Frequency of Reference Clock	-	50	-	MHz
REFCLK Duty Cycle	Duty Cycle of Reference Clock	35	-	65	%
T_ipsu_tx_rmii	TXD[1:0]/TXEN Setup Time to REFCLK	4	-	-	ns
T_iphd_tx_rmii	TXD[1:0]/TXEN Hold Time from REFCLK	2	-	-	ns
T_ophd_rx_rmii	RXD[1:0]/CRS_DV/RXER Output Delay Time	2	-	-	
	from REFCLK				ns

Note 1: RMII TX timing can be adjusted by setting page7, register16[11:8]; the minimum adjustable resolution is 2ns. Any changes for these bits are not recommended as the default value is the optimum setting.

Note 2: RMII RX timing can be adjusted by setting page7, register16[7:4]; the minimum adjustable resolution is 2ns. Any changes for these bits are not recommended as the default value is the optimum setting.

#### 2.4 MDC/MDIO Timing




Figure 28. MDC/MDIO Interface Setup, Hold Time, and Valid from MDC Rising Edge Time Definitions




Figure 29. MDC/MDIO Timing

Table 53. MDC/MDIO Timing

Symbol	Description	Minimum	Maximum	Unit
t <sub>1</sub>	MDC High Pulse Width	160	-	ns
t <sub>2</sub>	MDC Low Pulse Width	160	-	ns
t <sub>3</sub>	MDC Period	400	-	ns
t <sub>4</sub>	MDIO Setup to MDC Rising Edge	10	-	ns
t <sub>5</sub>	MDIO Hold Time from MDC Rising Edge	10	-	ns
t6	MDIO Valid from MDC Rising Edge	0	300	ns

### 2.5 Transmission without Collision

Figure below shows an example of a packet transfer from MAC to PHY.




Figure 30. MAC to PHY Transmission without Collision

### 2.6 Reception without Error

Figure below shows an example of a packet transfer from PHY to MAC.




Figure 31. PHY to MAC Reception Without Error

# 3. Crystal Characteristics

**Table 54. Crystal Characteristics** 

Symbol	Description/Condition	Minimum	Typical	Maximum	Unit
F <sub>ref</sub>	Parallel Resonant Crystal Reference Frequency, Fundamental Mode, AT-Cut Type.	-	25	-	MHz
Fref Stability	Parallel Resonant Crystal Frequency Stability, Fundamental Mode, AT-Cut Type. T <sub>a</sub> =0°C~70°C.	-30	-	+30	ppm
Fref Tolerance	Parallel Resonant Crystal Frequency Tolerance, Fundamental Mode, AT-Cut Type. Ta=25°C.	-50	1	+50	ppm
Fref Duty Cycle	Reference Clock Input Duty Cycle.	40	-	60	%
ESR	Equivalent Series Resistance.	-	-	30	Ω
DL	Drive Level.	-	-	0.3	mW
Jitter	Broadband Peak-to-Peak Jitter 1, 2	-	-	500	ps

Note 1: 25KHz to 25MHz RMS < 3ps.

Note 2: Broadband RMS < 9ps.

### 4. Oscillator Requirements

**Table 55. Oscillator Requirements** 

Parameter	Condition	Minimum	Typical	Maximum	Unit
Frequency	-	-	25/50	-	MHz
Frequency Stability	Ta = 0°C~+70°C	-30	-	30	ppm
Frequency Tolerance	Ta = 25°C	-50	-	50	ppm
Duty Cycle	-	40	-	60	%
Broadband Peak-to-Peak Jitter 1, 2	-	-	-	500	ps
Vpeak-to-peak	-	3.15	3.3	3.45	V
Rise Time (10%~90%)	-	-	-	10	ns
Fall Time (10%~90%)	-	-	-	10	ns
Operating Temperature Range	-	0	-	70	°C

Note 1: 25KHz to 25MHz RMS < 3ps.

Note 2: Broadband RMS < 9ps.

# 5. Clock Requirements

**Table 56. Clock Requirements** 

Parameter	Minimum	Typical	Maximum	Unit
Frequency	-	25/50	-	MHz
Frequency Stability	-30	-	30	ppm
Frequency Tolerance	-50	-	50	ppm
Duty Cycle	40	-	60	%
Broadband Peak-to-Peak Jitter 1, 2	-	-	500	ps
Vpeak-to-peak	3.15	3.3	3.45	V
Rise Time (10%~90%)	-	-	10	ns
Fall Time (10%~90%)	-	-	10	ns

Note 1: 25KHz to 25MHz RMS < 3ps.


Note 2: Broadband RMS < 9ps.

### 6. Transformer Characteristics


**Table 57. Transformer Characteristics** 

Parameter	Transmit End	Receive End		
Turn Ratio	1:1 CT	1:1 CT		
Inductance (min.)	350µH @ 8mA	350µH @ 8mA		

# **Package Diagram**



Nd /Ne



0.30

4.4BSC 0.40

0.50



