

Product Summary		
V _{DS} (V)	I _D (A)	R _{DS(ON)} (mΩ) Max
30V	30A	17 @ V _{GS} = 10V
		35 @ V _{GS} = 4.5V


FEATURES

Super high dense cell design for low R_{DS(ON)}.

Rugged and reliable.

TO-252 package.

Pb Free.



ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	30	V
Gate-Source Voltage	V _{GS}	±20	V
Drain Current-Continuous @ T _c = 25°C	I _D	30	A
-Pulsed ^b	I _{DM}	70	A
Drain-Source Diode Forward Current ^a	I _S	20	A
Maximum Power Dissipation ^a @T _c = 25°C	P _D	50	W
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55 to 175	°C

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Case	R _{JC}	3	°C/W
Thermal Resistance, Junction-to-Ambient ^a	R _{JA}	50	

South Sea Semiconductor reserves the right to make changes to improve reliability or manufacturability without advance notice.

South Sea Semiconductor, November 2006 (Rev 2.1)



South Sea Semiconductor







SSD3030N

Electrical Characteristics (TA = 25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
Drain-Source Breakdown Voltage	BVDSS	V _{GS} =0V, I _D =250 μA	30			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =24V, V _{GS} =0V			1	μA
Gate-Body Leakage	I _{GSS}	V _{GS} = ± 20V, V _{DS} =0V			± 100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} I _D =250 μA	1	1.7	2.5	V
Drain-Source On-State Resistance	R _{DSON}	V _{GS} =10V, I _D =20A		13	17	m
		V _{GS} =4.5V, I _D =10A		21	35	
On-State Drain Current	I _{D(ON)}	V _{DS} =10V, V _{GS} =10V	50			A
Forward Transconductance	g _{FS}	V _{DS} =10V, I _D =10A		8		S
Input Capacitance	C _{ISS}	V _{DS} =25V V _{GS} =0V f=1.0MHz		800		pF
Output Capacitance	C _{OSS}			140		
Reverse Transfer Capacitance	C _{rss}			108		
Turn-On Delay Time	t _{D(ON)}	V _{DD} =15V, I _D =1A, V _{GS} =10V, R _L =15 , R _{GEN} =11		16		ns
Rise Time	t _r			20		
Turn-Off Delay Time	t _{D(OFF)}			21		
Fall Time	t _f			13		
Total Gate Charge	Q _g	V _{DS} =15V, I _D =1A, V _{GS} =10V		17		nC
		V _{DS} =15V, I _D =1A, V _{GS} =4.5V		8		
Gate-Source Charge	Q _{gs}	V _{DD} =15V, I _D =1A, R _L =15		3		
Gate-Drain Charge	Q _{gd}			3		
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _D =10A		1	1.3	V

Notes :

- a. Surface Mounted on FR4 Board, t ≤ 10 sec.
- b. Pulse Test : Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- c. Guaranteed by design, not subject to production testing.






Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve