

RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION

The SSG4406F-C is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent $R_{DS(ON)}$ and gate charge for most of the synchronous buck converter applications.

The SSG4406F-C meet the RoHS and Green Product requirement with full function reliability approved.

FEATURES

- Advanced High Cell Density Trench Technology
- Super Low Gate Charge
- Green Device Available

MARKING




PACKAGE INFORMATION


Package	MPQ	Leader Size
SOP-8	4K	13 inch

ORDER INFORMATION

Part Number	Type
SSG4406F-C	Lead (Pb)-free and Halogen-free




SOP-8



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.79	6.20	H	0.33	0.51
B	4.70	5.11	J	0.375 REF.	
C	3.80	4.00	K	45° REF.	
D	0°	8°	L	1.3	1.752
E	0.40	1.27	M	0	0.25
F	0.10	0.25	N	0.25 REF.	
G	1.27 TYP.				

Mounting Pad Layout



*Dimensions in millimeters

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ¹	I_D	$T_A=25^\circ\text{C}$	10
		$T_A=70^\circ\text{C}$	7
Pulsed Drain Current ²	I_{DM}	36	A
Single Pulse Avalanche Energy ³	E_{AS}	24.2	mJ
Avalanche Current	I_{AS}	22	A
Power Dissipation ⁴	P_D	1.5	W
Junction & Storage Temperature Range	T_J, T_{STG}	-55~150	$^\circ\text{C}$
Thermal Data			
Thermal Resistance from Junction-Ambient ¹	$R_{\theta JA}$	85	$^\circ\text{C/W}$
Thermal Resistance from Junction-Case ¹	$R_{\theta JC}$	25	

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Drain-Source Breakdown Voltage	BV_{DSS}	30	-	-	V	$V_{GS}=0, I_D=250\mu\text{A}$	
Gate-Threshold Voltage	$V_{GS(th)}$	1.2	-	2.5	V	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	
Forward Transconductance ¹	g_{fs}	-	24	-	S	$V_{DS}=5\text{V}, I_D=8\text{A}$	
Drain-Source Leakage Current	I_{DSS}	$T_J=25^\circ\text{C}$	-	-	1	μA	$V_{DS}=24\text{V}, V_{GS}=0$
		$T_J=55^\circ\text{C}$	-	-	5		
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{DS}=0, V_{GS}=\pm 20\text{V}$	
Static Drain-Source On-Resistance ²	$R_{DS(ON)}$	-	10	12	m Ω	$V_{GS}=10\text{V}, I_D=8\text{A}$	
		-	15	18		$V_{GS}=4.5\text{V}, I_D=6\text{A}$	
Gate Resistance	R_g	-	1.8	-	Ω	$V_{DS}=0, V_{GS}=0, f=1\text{MHz}$	
Total Gate Charge	Q_g	-	9.63	-	nC	$V_{DS}=15\text{V}$ $V_{GS}=4.5\text{V}$ $I_D=8\text{A}$	
Gate-Source Charge	Q_{gs}	-	3.88	-			
Gate-Drain ("Miller") Charge	Q_{gd}	-	3.44	-			
Turn-on Delay Time	$T_{d(on)}$	-	4.2	-	nS	$V_{DD}=15\text{V}$ $V_{GS}=10\text{V}$ $R_G=1.5\Omega$ $I_D=8\text{A}$	
Rise Time	T_r	-	8.2	-			
Turn-off Delay Time	$T_{d(off)}$	-	31	-			
Fall Time	T_f	-	4	-			
Input Capacitance	C_{iss}	-	940	-	pF	$V_{DS}=15\text{V}$ $V_{GS}=0$ $f=1\text{MHz}$	
Output Capacitance	C_{oss}	-	131	-			
Reverse Transfer Capacitance	C_{rss}	-	109	-			
Source-Drain Diode Characteristics							
Diode Forward Voltage ²	V_{SD}	-	-	1	V	$V_{GS}=0, I_S=10\text{A}, T_J=25^\circ\text{C}$	
Continuous Source Current ^{1 5}	I_S	-	-	10	A	$V_G=V_D=0\text{V}, \text{Force Current}$	
Pulsed Source Current ^{2 5}	I_{SM}	-	-	36			
Reverse Recovery Time	t_{rr}	-	8	-	nS	$I_F=8\text{A}, dI/dt=100\text{A}/\mu\text{s},$	
Reverse Recovery Charge	Q_{rr}	-	2.9	-	nC	$T_J=25^\circ\text{C}$	

Notes:

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2oz copper.
2. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
3. The E_{AS} data shows Max. rating. The test condition is $V_{DD}=25\text{V}, V_{GS}=10\text{V}, L=0.1\text{mH}, I_{AS}=22\text{A}$.
4. The power dissipation is limited by 150 $^\circ\text{C}$ junction temperature.
5. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

CHARACTERISTICS CURVE




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(ON)}$ vs. T_J

CHARACTERISTICS CURVE




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform