

RoHS Compliant Product
A suffix of "-C" specifies halogen & lead-free


DESCRIPTION

The SSPR32P03 provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness. The SPR-8PP package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.

FEATURES

- Lower Gate Charge
- Simple Drive Requirement
- Fast Switching Characteristic


MARKING



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	3.25	3.40	G	1.35	1.55
B	3.05	3.25	H	0.24	0.35
C	3.20	3.40	I	1.13	REF.
D	3.00	3.20	J	0.30	0.50
E	0.65	BSC.	K	0.10	0.20
F	2.40	2.60	L	0.70	0.90

PACKAGE INFORMATION

Package	MPQ	Leader Size
SPR-8PP	3K	13 inch



ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ¹ @ $V_{GS}=10\text{V}$	I_D	-32	A
		-20	
		-7.7	
		-6.2	
Pulsed Drain Current ²	I_{DM}	-65	A
Single Pulse Avalanche Energy ³	EAS	176	mJ
Avalanche Current	I_{AS}	-34	A
Power Dissipation ⁴	P_D	29	W
Operating Junction & Storage Temperature	T_J, T_{STG}	55~150	°C
Thermal Resistance Rating			
Thermal Resistance Junction-Ambient ¹ (Max).	$R_{\theta JA}$	75	°C / W
Thermal Resistance Junction-Case ¹ (Max).	$R_{\theta JC}$	4.3	°C / W

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	-30	-	-	V	$V_{GS}=0, I_D= -250\mu\text{A}$
Gate-Threshold Voltage	$V_{GS(\text{th})}$	-1	-	-2.5	V	$V_{DS}=V_{GS}, I_D= -250\mu\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS}= \pm 20\text{V}$
Drain-Source Leakage Current	I_{DSS}	-	-	-1	μA	$V_{DS}= -24\text{V}, V_{GS}=0, T_J=25^\circ\text{C}$
		-	-	-5		$V_{DS}= -24\text{V}, V_{GS}=0, T_J=55^\circ\text{C}$
Static Drain-Source On-Resistance ²	$R_{DS(\text{ON})}$	-	-	27	$\text{m}\Omega$	$V_{GS}= -10\text{V}, I_D= -15\text{A}$
		-	-	35		$V_{GS}= -4.5\text{V}, I_D= -10\text{A}$
Gate Resistance	R_g	-	18	26	Ω	$f = 1.0\text{MHz}$
Total Gate Charge(10V)	Q_g	-	12.5	-	nC	$I_D= -15\text{A}$ $V_{DS}= -15\text{V}$ $V_{GS}= -4.5\text{V}$
Gate-Source Charge	Q_{gs}	-	5.4	-		
Gate-Drain Change	Q_{gd}	-	5	-		
Turn-on Delay Time ²	$T_{d(\text{on})}$	-	4.4	-	nS	$V_{DD}= -15\text{V}$ $I_D= -15\text{A}$ $V_{GS}= -10\text{V}$ $R_G=3.3\Omega$
Rise Time	T_r	-	11.2	-		
Turn-off Delay Time	$T_{d(\text{off})}$	-	34	-		
Fall Time	T_f	-	18	-		
Input Capacitance	C_{iss}	-	1345	-	pF	$V_{GS}=0$ $V_{DS}= -15\text{V}$ $f = 1.0\text{MHz}$
Output Capacitance	C_{oss}	-	194	-		
Reverse Transfer Capacitance	C_{rss}	-	158	-		
Guaranteed Avalanche Characteristics						
Single Pulse Avalanche Energy ³	EAS	43	-	-	mJ	$V_D= -25\text{V}, L=0.1\text{mH}, I_{AS}= -17\text{A}$
Source-Drain Diode						
Diode Forward Voltage ²	V_{SD}	-	-	-1.2	V	$I_S= -1\text{A}, V_{GS}=0, T_J=25^\circ\text{C}$
Continuous Source Current ^{1,4}	I_s	-	-	-32	A	$V_D=V_G=0$, Force Current
Pulsed Source Current ^{2,4}	I_{SM}	-	-	-65	A	
Reverse Recovery Time	T_{rr}	-	12.4	-	nS	$I_F= -15\text{A}, dI/dt=100\text{A}/\mu\text{s}, T_J=25^\circ\text{C}$
Reverse Recovery Charge	Q_{rr}	-	5	-	nC	

Note:

- The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper , $\leq 10\text{sec} , 125^\circ\text{C}/\text{W}$ at steady state
- The data tested by pulsed , pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$
- The EAS data shows Max. rating . The test condition is $V_{DD}= -25\text{V}, V_{GS}= -10\text{V}, L=0.1\text{mH}, I_{AS}= -38\text{A}$
- The power dissipation is limited by 150°C junction temperature
- The Min. value is 100% EAS tested guarantee.
- The data is theoretically the same as ID and IDM , in real applications , should be limited by total power dissipation.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Wave