

SST440 SERIES



N-Channel JFET Pairs

The SST440 Series are monolithic pairs of JFETs mounted in a single SO-8 package. The SST440 Series features high speed amplification (slew rate), high gain (typically > 6 mS), and low gate leakage (typically < 1 pA). This performance makes these devices perfect for use as wideband differential amplifiers in demanding test and measurement applications. Finally, its SO-8 package is available in tape and reel to support automated assembly. (See Section 8.)


For additional design information please see performance curves NNZ, which are located in Section 7.

PART NUMBER	$V_{(BR)GSS}$ MIN (V)	g_{fs} MIN (mS)	I_G MAX (pA)	$ V_{GS1} - V_{GS2} $ MAX (mV)
SST440	-25	4.5	-500	10
SST441	-25	4.5	-500	20


SIMILAR PRODUCTS

- TO-71, See U440 Series
- TO-78, See U443 Series
- Low Noise, See SST404 Series
- Chips, Order U44XCHP

SO-8



TOP VIEW



ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

PARAMETERS/TEST CONDITIONS		SYMBOL	LIMIT	UNITS
Gate-Drain Voltage		V_{GD}	-25	V
Gate-Source Voltage		V_{GS}	-25	
Forward Gate Current		I_G	50	mA
Power Dissipation	Per Side	P_D	300	mW
	Total		500	
Power Derating	Per Side		2.4	mW/°C
	Total		4	
Operating Junction Temperature		T_J	-55 to 150	°C
Storage Temperature		T_{stg}	-55 to 150	
Lead Temperature (1/16" from case for 10 seconds)		T_L	300	

ELECTRICAL CHARACTERISTICS ¹				LIMITS					
PARAMETER	SYMBOL	TEST CONDITIONS	TYP ²	SST440		SST441		UNIT	
				MIN	MAX	MIN	MAX		
STATIC									
Gate-Source Breakdown Voltage	V _{(BR)GSS}	I _G = -1 μA, V _{DS} = 0 V	-35	-25		-25		V	
Gate-Source Cutoff Voltage	V _{GS(OFF)}	V _{DS} = 10 V, I _D = 1 nA	-3.5	-1	-6	-1	-6		
Saturation Drain Current ³	I _{DSS}	V _{DS} = 10 V, V _{GS} = 0 V	15	6	30	6	30	mA	
Gate Reverse Current	I _{GSS}	V _{GS} = -15 V V _{DS} = 0 V T _A = 125°C	-1		-500		-500	pA	
			-0.2					nA	
Gate Operating Current	I _G	V _{DG} = 10 V I _D = 5 mA T _A = 125°C	-1		-500		-500	pA	
			-0.2					nA	
Gate-Source Forward Voltage	V _{GS(F)}	I _G = 1 mA, V _{DS} = 0 V	0.7					V	
DYNAMIC									
Common-Source Forward Transconductance	g _{fs}	V _{DG} = 10 V, I _D = 5 mA f = 1 kHz	6	4.5	9	4.5	9	mS	
Common-Source Output Conductance	g _{os}		20		200		200	μS	
Common-Source Forward Transconductance	g _{fs}	V _{DG} = 10 V, I _D = 5 mA f = 100 MHz	5.5					mS	
Common-Source Output Conductance	g _{os}		30					μS	
Common-Source Input Capacitance	C _{iss}	V _{DG} = 10 V, I _D = 5 mA f = 1 MHz	3.5					pF	
Common-Source Reverse Transfer Capacitance	C _{rss}		1						
Equivalent Input Noise Voltage	e _n	V _{DG} = 10 V, I _D = 5 mA f = 10 kHz	4					nV/ √Hz	
MATCHING									
Differential Gate-Source Voltage	V _{GS1} - V _{GS2}	V _{DG} = 10 V, I _D = 5 mA	7		10		20	mV	
Gate-Source Voltage Differential Change with Temperature	Δ V _{GS1} - V _{GS2} ΔT	V _{DG} = 10 V I _D = 5 mA	T = -55 to 25°C	10				μV/ °C	
			T = 25 to 125°C	10					
Saturation Drain Current Ratio	I _{DSS1} / I _{DSS2}	V _{DS} = 10 V, V _{GS} = 0 V	0.98						
Transconductance Ratio	g _{fs1} / g _{fs2}	V _{DG} = 10 V, I _D = 5 mA f = 1 kHz	0.98						
Common Mode Rejection Ratio	CMRR	V _{DD} = 5 to 10 V, I _D = 5 mA	90					dB	

NOTES: 1. $T_A = 25^\circ C$ unless otherwise noted.
2. For design aid only, not subject to production testing.
3. Pulse test; PW = 300 μs , duty cycle $\leq 3\%$.