


ST7263BHx ST7263BDx ST7263BKx ST7263BEx

Low speed USB 8-bit MCU family with up to 32 KB Flash/ROM, DFU capability, 8-bit ADC, WDG, timer, SCI and I²C

Features

- Memories
 - 4, 8, 16 or 32 Kbytes Program memory: high density Flash (HDFlash), or ROM with Readout and Write Protection
 - In-application Programming (IAP) and incircuit programming (ICP)
 - 384, 512 or 1024 bytes RAM memory (128byte stack)
- Clock, reset and supply management
 - Run, Wait, Slow and Halt CPU modes
 - 12 or 24 MHz oscillator
 - RAM retention mode
 - Optional low voltage detector (LVD)
- Universal serial bus (USB) interface
 - DMA for low speed applications compliant with USB 1.5 Mbs (version 2.0) and HID specifications (version 1.0)
 - Integrated 3.3 V voltage regulator and transceivers
 - Supports USB DFU class specification
 - Suspend and Resume operations
 - 3 endpoints with programmable In/Out configuration
- Up to 27 I/O ports
 - Up to 8 high sink I/Os (10 mA at 1.3 V)
 - 2 very high sink true open drain I/Os (25 mA at 1.5 V)
 - Up to 8 lines individually programmable as interrupt inputs
- 1 analog peripheral
 - 8-bit A/D converter with 8 or 12 channels
- 2 timers
 - Programmable watchdog
 - 16-bit timer with 2 input Captures, 2 output Compares, PWM output and clock input



- 2 communication Interfaces
 - Asynchronous serial communications interface
 - I²C multimaster interface up to 400 kHz
- Instruction set
 - 63 basic instructions
 - 17 main addressing modes
 - 8 x 8 unsigned multiply instruction
 - True bit manipulation
- Development tools
 - Versatile development tools (under Windows) including assembler, linker, Ccompiler, archiver, source level debugger, software library, hardware emulator, programming boards and gang programmers, HID and DFU software layers

Reference	Part number
ST7263BHx	ST7263BH2, ST7263BH6
ST7263BDx	ST7263BD6
ST7263BKx	ST7263BK1, ST7263BK2, ST7263BK4, ST7263BK6
ST7263BEx	ST7263BE1, ST7263BE2, ST7263BE4, ST7263BE6

www.st.com

Contents

1	Intro	oduction	11
2	Pin	description	13
	2.1	RESET signal (bidirectional)	13
	2.2	OSCIN/OSCOUT: input/output oscillator pin	13
	2.3	VDD/VSS	13
	2.4	VDDA/VSSA	13
	2.5	Alternate functions	13
3	Reg	ister and memory map	21
4	Flas	h program memory	24
	4.1	Introduction	24
	4.2	Main features	24
	4.3	Structure	24
		4.3.1 Readout protection	25
	4.4	ICC interface	25
	4.5	ICP (in-circuit programming)	26
	4.6	IAP (in-application programming)	27
	4.7	Related documentation	27
	4.8	Register description	27
5	Cen	tral processing unit	28
	5.1	Introduction	28
	5.2	Main features	28
	5.3	CPU registers	28
6	Res	et and clock management	32
	6.1	Reset	32
		6.1.1 Low voltage detector (LVD)	32
		6.1.2 Watchdog reset	32
		6.1.3 External reset	32
	6.2	Clock system	35
2/186		Doc ID 7516 Rev 8	7

		6.2.1	General description	5
		6.2.2	External clock	5
7	Intorr	unto		7
1		•		
	7.1	Interrup	ot register (ITRFRE)	9
8	Powe	r saving	g modes	0
	8.1	Introduc	ction	0
	8.2	Halt mo	de	0
	8.3	Slow m	ode	1
	8.4	Wait mo	ode	1
9	I/O po	orts …		3
	9.1	Introduc	ction	3
	9.2	Functio	nal description	3
	9.3		implementation	
		9.3.1	Port A	
		9.3.2	Port B	7
		9.3.3	Port C	9
		9.3.4	Port D	0
		9.3.5	Register description	0
		9.3.6	Related documentation	2
10	Misce	ellaneou	us register	3
11	On-cł	nio peri	pherals	4
	11.1	•••	og timer (WDG)	
		11.1.1		
		11.1.2	Main features	
		11.1.3	Functional description	
		11.1.4	Software Watchdog option	
		11.1.5	Hardware Watchdog option	
		11.1.6	Low power modes	5
		11.1.7	Interrupts	6
		11.1.8	Register description	7
	11.2	16-bit ti	mer	8



	11.2.1	Introduction
	11.2.2	Main features
	11.2.3	Functional description59
	11.2.4	Low power modes
	11.2.5	Interrupts
	11.2.6	Summary of timer modes72
	11.2.7	Register description
11.3	Serial c	communications interface (SCI) 80
	11.3.1	Introduction
	11.3.2	Main features
	11.3.3	General description
	11.3.4	Functional description82
	11.3.5	Low power modes
	11.3.6	Interrupts
	11.3.7	Register description90
11.4	USB int	terface (USB)
	11.4.1	Introduction
	11.4.2	Main features
	11.4.3	Functional description97
	11.4.4	Register description
	11.4.5	Programming considerations 106
11.5	I ² C bus	interface
	11.5.1	Introduction
	11.5.2	Main features
	11.5.3	General description
	11.5.4	Functional description
	11.5.5	Low power modes
	11.5.6	Interrupts
	11.5.7	Register description
11.6	8-bit A/	D converter (ADC) 125
	11.6.1	Introduction
	11.6.2	Main features
	11.6.3	Functional description
	11.6.4	Low power modes
	11.6.5	Interrupts
	11.6.6	Register description

Doc ID 7516 Rev 8



4/186

12.1ST7 addressing modes12.1.1Inherent12.1.2Immediate instructions12.1.3Direct12.1.4Indexed (No Offset, Short, Long)12.1.5Indirect (Short, Long)	131 132 132 132
12.1.2Immediate instructions12.1.3Direct12.1.4Indexed (No Offset, Short, Long)	132 132 132
12.1.3Direct12.1.4Indexed (No Offset, Short, Long)	132 132
12.1.4 Indexed (No Offset, Short, Long)	132
12.1.5 Indirect (Short, Long)	133
12.1.6 Indirect Indexed (Short, Long)	133
12.1.7 Relative mode (Direct, Indirect)	134
12.2 Instruction groups	135
13 Electrical characteristics	138
13.1 Parameter conditions	138
13.1.1 Minimum and maximum values	138
13.1.2 Typical values	138
13.1.3 Typical curves	138
13.1.4 Loading capacitor	138
13.1.5 Pin input voltage	138
13.2 Absolute maximum ratings	139
13.3 Operating conditions	141
13.3.1 Operating conditions with low voltage detector (LVD)	141
13.4 Supply current characteristics	142
13.5 Clock and timing characteristics	143
13.6 Memory characteristics	145
13.6.1 Flash memory	145
13.7 EMC characteristics	147
13.7.1 Functional EMS (electromagnetic susceptibility)	147
13.7.2 Electromagnetic Interference (EMI)	148
13.7.3 Absolute maximum ratings (electrical sensitivity)	148
13.8 I/O port pin characteristics	149
13.9 Control pin characteristics	156
13.10 Communication interface characteristics	158
13.10.1 USB interface	
13.10.2 SCI interface	159
13.10.3 I2C interface	100



	13.11	8-bit ADC	52
14	Packa	age characteristics 16	5
	14.1	Package mechanical data	6
	14.2	Thermal characteristics	′1
	14.3	Soldering and glueability information 17	'1
15	Devic	e configuration and ordering information	'2
	15.1	Option byte	'2
	15.2	Device ordering information and transfer of customer code 17	'3
	15.3	Development tools	' 4
		15.3.1 Evaluation tools and starter kits	74
		15.3.2 Development and debugging tools	74
		15.3.3 Programming tools	75
		15.3.4 Order codes for ST7263Bx development tools	75
	15.4	ST7 application notes 17	7
16	Know	n limitations	11
	16.1	PA2 limitation with OCMP1 enabled 18	31
	16.2	Unexpected RESET fetch	31
	16.3	USB behavior with LVD disabled 18	31
	16.4	I2C multimaster	31
	16.5	Halt mode power consumption with ADC on	32
	16.6	SCI wrong BREAK duration 18	32
17	Revis	ion history	34



List of tables

Table 1.	Device summary	. 1
Table 2.	Device overview	11
Table 3.	Device pin description (QFN40, LQFP48, SO34 and SDIP32)	17
Table 4.	Device pin description (SO24)	19
Table 5.	Interrupt vector map	
Table 6.	Hardware register memory map	
Table 7.	Sectors available in Flash devices	
Table 8.	Recommended Values for 24 MHz crystal resonator	
Table 9.	Interrupt mapping	
Table 10.	I/O pin functions	
Table 11.	Port A0, A3, A4, A5, A6, A7 description	
Table 12.	PA1, PA2 description	
Table 13.	Port B description	
Table 14.	Port C description	
Table 15.	Port D description	
Table 15.	I/O ports register map	
Table 10. Table 17.	Watchdog timing (fCPU = 8 MHz).	
Table 17. Table 18.		
	Watchdog timer register map and reset values	
Table 19.	IC/R register	
Table 20.	OC/R register	
Table 21.	Low power modes.	
Table 22.	Interrupts.	
Table 23.	Summary of timer modes	
Table 24.	Clock Control bits	
Table 25.	16-bit timer register map and reset values	
Table 26.	Frame formats	
Table 27.	Low power modes	
Table 28.	Interrupts	89
Table 29.	Prescaling factors	95
Table 30.	TR dividing factors	95
Table 31.	RR dividing factor	95
Table 32.	SCI register map and reset values	96
Table 33.	TP bit definition	00
Table 34.	STAT_TX bit definition	04
Table 35.	STAT_RX bit definition	05
Table 36.	USB register map and reset values 1	07
Table 37.	Slave receiver	
Table 38.	Slave Transmitter	
Table 39.	Master receiver	
Table 40.	Master Transmitter	15
Table 41.	Low power modes	
Table 42.	Interrupts	
Table 43.	I ² C register map	
Table 44.	Low power modes	
Table 45.	Channel selection	
Table 46.	ADC register map	
Table 47.	Addressing modes	
Table 48.	ST7 addressing mode overview	
1 4010 40.	- er, addressing mode eventer i i i i i i i i i i i i i i i i i i i	50



Table 49.	Inherent instructions
Table 50.	Immediate instructions
Table 51.	Instructions supporting Direct, Indexed, Indirect and Indirect Indexed addressing modes 133
Table 52.	Instructions supporting relative addressing mode
Table 53.	Instruction groups
Table 54.	Instructions
Table 55.	Voltage characteristics
Table 57.	Thermal characteristics
Table 56.	Current characteristics
Table 58.	General operating conditions
Table 59.	Operating conditions with LVD 141
Table 60.	Supply current characteristics
Table 61.	General timings
Table 62.	Control timing characteristics
Table 63.	External clock source
Table 64.	RAM and hardware registers
Table 65.	Dual voltage Flash memory 145
Table 66.	EMC characteristics
Table 67.	EMI characteristics
Table 68.	Absolute maximum ratings
Table 69.	Electrical sensitivities
Table 70.	General characteristics
Table 71.	Output driving <u>current</u>
Table 72.	Asynchronous RESET pin
Table 73.	USB DC characteristics
Table 74.	USB low-speed electrical characteristics
Table 75.	SCI characteristics
Table 76.	I ² C characteristics
Table 77.	SCL frequency
Table 78.	8-bit ADC characteristics
Table 79.	ADC accuracy with VDD=5 V, fCPU= 8 MHz, fADC=4 MHz, RAIN< 10 $\kappa\Omega.\ldots\ldots163$
Table 80.	32-pin plastic dual in-line package, shrink 400-mil width, package mechanical data 166
Table 81.	34-pin plastic small outline package, 300-mil width, package mechanical data
Table 82.	24-pin plastic small outline package, 300-mil width package mechanical data
Table 83.	48-pin low profile quad flat package mechanical data
Table 84.	40-lead very thin fine pitch quad flat no-lead package mechanical data
Table 85.	Thermal characteristics
Table 86.	Supported order codes
Table 87.	Development tool order codes for the ST7263Bx family
Table 88.	ST7 application notes
Table 89.	Document revision history



List of figures

Figure 1.	General block diagram	2
Figure 2.	48-pin LQFP pinout	4
Figure 3.	40-lead QFN package pinout	5
Figure 4.	34-pin SO package pinout	6
Figure 5.	32-pin SDIP package pinout	
Figure 6.	24-pin SO package pinout	
Figure 7.	Memory map	
Figure 8.	Memory map and sector address	
Figure 9.	Typical ICC interface	
Figure 10.	Stack manipulation example	
Figure 11.	CPU registers	
Figure 12.	Low voltage detector functional diagram	
Figure 13.	Low Voltage Reset signal output	
Figure 14.	Temporization timing diagram after an internal Reset	
Figure 15.	Reset timing diagram	
-		
Figure 16.	External clock source connections	
Figure 17.	Crystal/ceramic resonator	
Figure 18.	Clock block diagram	
Figure 19.	Interrupt processing flowchart	
Figure 20.	Halt mode flowchart	
Figure 21.	Wait mode flowchart	
Figure 22.	PA0, PA3, PA4, PA5, PA6, PA7 and PD[7:4] configuration	
Figure 23.	PA1, PA2 configuration	
Figure 24.	Port B and D[3:0] configuration4	8
	· · ·	
Figure 25.	Port C configuration	
Figure 25. Figure 26.	Port C configuration 4 Watchdog block diagram 5	55
Figure 25.	Port C configuration	55
Figure 25. Figure 26.	Port C configuration 4 Watchdog block diagram 5	55 60
Figure 25. Figure 26. Figure 27.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6	55 50 51
Figure 25. Figure 26. Figure 27. Figure 28.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6	55 50 51 52
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6	55 50 51 52 52
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6	55 50 51 52 52 52
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6	55 50 51 52 52 52 54
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6 Input Capture timing diagram 6	5 50 51 52 52 52 54 54
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 34.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6 Output Compare block diagram 6 Output Compare block diagram 6	5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 7 5 7 5 7
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 34. Figure 35.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6 Output Compare block diagram 6 Output Compare timing diagram, ftimer = fcpu/2 6	5500 5122 5234 5457 57
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 34. Figure 35. Figure 36.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6 Output Compare block diagram 6 Output Compare timing diagram, ftimer = fcpu/2 6 Output Compare timing diagram, ftimer = fcPU/4 6	5500 5122 5244 5757 57
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 34. Figure 35. Figure 36. Figure 37.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6 Output Compare block diagram 6 Output Compare timing diagram, ftimer = fcpu/2 6 Output Compare timing diagram, ftimeR = fCPU/4 6 One Pulse mode cycle 6	5 0 1 2 2 2 4 4 7 7 8 8 1 2 2 2 4 4 7 7 7 8
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 34. Figure 35. Figure 36. Figure 37. Figure 38.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6 Output Compare block diagram 6 Output Compare timing diagram, ftimer = fcpu/2 6 One Pulse mode cycle 6 One Pulse mode timing example 6	5012224477789
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 33. Figure 34. Figure 35. Figure 36. Figure 37. Figure 38. Figure 39.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6 Output Compare block diagram 6 Output Compare timing diagram, ftimer = fcpu/2 6 Output Compare timing diagram, ftimeR = fCPU/4 6 One Pulse mode cycle 6 Pulse Width modulation mode timing with 2 output Compare functions 7	50122244777890
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 34. Figure 35. Figure 36. Figure 37. Figure 38. Figure 39. Figure 40.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6 Output Compare block diagram 6 Output Compare timing diagram, ftimer = fcpu/2 6 Output Compare timing diagram, ftimer = fcPU/4 6 One Pulse mode cycle 6 Pulse Width modulation mode timing with 2 output Compare functions 7 Pulse width modulation cycle 7	501222447778901
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 34. Figure 35. Figure 36. Figure 37. Figure 38. Figure 39. Figure 40. Figure 41.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6 Input Capture block diagram 6 Output Compare block diagram 6 Output Compare timing diagram, ftimer = fcpu/2 6 Output Compare timing diagram, ftimeR = fCPU/4 6 One Pulse mode cycle 6 Pulse Width modulation mode timing with 2 output Compare functions. 7 Pulse width modulation cycle 7 SCI block diagram 7	5012224477789011
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 31. Figure 32. Figure 33. Figure 34. Figure 35. Figure 36. Figure 37. Figure 38. Figure 39. Figure 40. Figure 41. Figure 42.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6 Input Capture block diagram 6 Output Compare block diagram 6 Output Compare timing diagram, ftimer = fcpu/2 6 Output Compare timing diagram, ftimeR = fCPU/4. 6 One Pulse mode cycle 6 Pulse Width modulation mode timing with 2 output Compare functions. 7 Pulse width modulation cycle 7 SCI block diagram 8 Word length programming 8	50122244777890112
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 34. Figure 35. Figure 36. Figure 37. Figure 38. Figure 39. Figure 40. Figure 41. Figure 42. Figure 43.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6 Input Capture block diagram 6 Output Compare block diagram 6 Output Compare timing diagram, ftimer = fcpu/2 6 Output Compare timing diagram, ftimeR = fCPU/4 6 One Pulse mode cycle 6 Pulse Width modulation mode timing with 2 output Compare functions 7 Pulse width modulation cycle 7 SCI block diagram 8 Word length programming 8 Bit sampling in reception mode. 8	501222447778901129
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 33. Figure 34. Figure 35. Figure 36. Figure 37. Figure 38. Figure 39. Figure 40. Figure 41. Figure 42. Figure 43. Figure 44.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 6 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6 Input Capture block diagram 6 Output Compare block diagram 6 Output Compare timing diagram, ftimer = fcpu/2 6 Output Compare timing diagram, ftimeR = fCPU/4. 6 One Pulse mode cycle 6 Pulse Width modulation mode timing with 2 output Compare functions. 7 Pulse width modulation cycle 7 SCI block diagram 8 Word length programming 8 Bit sampling in reception mode. 8 USB block diagram 9	5012224477789011298
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 34. Figure 35. Figure 36. Figure 37. Figure 38. Figure 39. Figure 40. Figure 41. Figure 42. Figure 43. Figure 44. Figure 45.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 5 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6 Output Compare block diagram 6 Output Compare timing diagram, fitmer = fcpu/2 6 Output Compare timing diagram, fitmer = fcPU/4 6 One Pulse mode cycle 6 One Pulse mode timing example 6 Pulse Width modulation mode timing with 2 output Compare functions 7 SCI block diagram 8 Word length programming 8 Bit sampling in reception mode. 8 USB block diagram 9 DMA buffers 9	50122244777890112989
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 34. Figure 35. Figure 36. Figure 37. Figure 38. Figure 39. Figure 40. Figure 41. Figure 42. Figure 43. Figure 45. Figure 46.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 5 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6 Output Compare block diagram 6 Output Compare timing diagram, fitmer = fcpu/2 6 Output Compare timing diagram, fitmer = fcPU/4. 6 One Pulse mode cycle 6 One Pulse mode timing example 6 Pulse Width modulation mode timing with 2 output Compare functions. 7 SCI block diagram 7 SCI block diagram 8 Word length programming 8 Bit sampling in reception mode. 8 USB block diagram 9 DMA buffers 9 PC bus protocol 11	501222447778901129890
Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Figure 30. Figure 31. Figure 32. Figure 33. Figure 34. Figure 35. Figure 36. Figure 37. Figure 38. Figure 39. Figure 40. Figure 41. Figure 42. Figure 43. Figure 44. Figure 45.	Port C configuration 4 Watchdog block diagram 5 Timer block diagram 5 16-bit read sequence (from either the Counter register or the Alternate Counter register) 6 Counter timing diagram, internal clock divided by 2 6 Counter timing diagram, internal clock divided by 4 6 Counter timing diagram, internal clock divided by 8 6 Input Capture block diagram 6 Output Compare block diagram 6 Output Compare timing diagram, fitmer = fcpu/2 6 Output Compare timing diagram, fitmer = fcPU/4 6 One Pulse mode cycle 6 One Pulse mode timing example 6 Pulse Width modulation mode timing with 2 output Compare functions 7 SCI block diagram 8 Word length programming 8 Bit sampling in reception mode. 8 USB block diagram 9 DMA buffers 9	5012224477789011298901



Figure 49.	Event flags and interrupt generation
Figure 50.	ADC block diagram
Figure 50.	ADC conversion timings
Figure 51.	Pin loading conditions
•	•
Figure 53.	Pin input voltage
Figure 54.	fCPU maximum operating frequency versus V _{DD} supply voltage
Figure 55.	Typ. IDD in Run at fCPU = 4 and 8 MHz
Figure 56.	Typ. IDD in Wait at fCPU= 4 and 8 MHz
Figure 57.	Typical application with an external clock source
Figure 58.	Typical application with a crystal resonator
Figure 59.	Two typical applications with VPP pin
Figure 60.	Two typical applications with unused I/O pin
Figure 61.	Typ. IPU vs. VDD
Figure 62.	Typ. RPU vs. VDD
Figure 63.	VOL standard VDD=5 V
Figure 64.	VOL high sink VDD=5 V
Figure 65.	VOL very high sink VDD=5 V
Figure 66.	VOL standard vs. VDD
Figure 67.	VOL high sink vs. VDD
Figure 68.	VOL very high sink vs. VDD
Figure 69.	IVDD-VOH @ VDD=5 V (low current)
Figure 70.	IVDD-VOHI @ VDD=5 V (high current)
Figure 71.	IVDD-VOHI @ IIO=2 mA (low current)
Figure 72.	IVDD-VOHI @ IIO=10 mA (high current)
Figure 73.	RESET pin protection when LVD is enabled
Figure 74.	RESET pin protection when LVD is disabled
Figure 75.	USB data signal rise and fall time
Figure 76.	Typical application with I2C bus and timing diagram
Figure 77.	Typical application with ADC
Figure 78.	ADC accuracy characteristics
Figure 79.	32-pin plastic dual in-line package, shrink 400-mil width, package outline
Figure 80.	34-pin plastic small outline package, 300-mil width, package outline
Figure 81.	24-pin plastic small outline package, 300-mil width package outline
Figure 82.	48-pin low profile quad flat package outline
Figure 83.	40-lead very thin fine pitch quad flat no-lead package outline
Figure 84.	Option list
•	
Figure 85.	Identifying silicon revision from device marking and box label



1 Introduction

The ST7263B microcontrollers form a sub-family of the ST7 MCUs dedicated to USB applications. The devices are based on an industry-standard 8-bit core and feature an enhanced instruction set. They operate at a 24 MHz or 12 MHz oscillator frequency. Under software control, the ST7263B MCUs may be placed in either Wait or Halt modes, thus reducing power consumption. The enhanced instruction set and addressing modes afford real programming potential. In addition to standard 8-bit data management, the ST7263B MCUs feature true bit manipulation, 8x8 unsigned multiplication and indirect addressing modes. The devices include an ST7 core, up to 32 Kbytes of program memory, up to 1024 bytes of RAM, 27 I/O lines and the following on-chip peripherals:

- USB low speed interface with 3 endpoints with programmable in/out configuration using the DMA architecture with embedded 3.3 V voltage regulator and transceivers (no external components are needed).
- 8-bit analog-to-digital converter (ADC) with 12 multiplexed analog inputs
- Industry standard asynchronous SCI serial interface
- Watchdog
- 16-bit Timer featuring an External clock input, 2 input Captures, 2 output Compares with Pulse Generator capabilities
- Fast I²C multimaster interface
- Low voltage reset (LVD) ensuring proper power-on or power-off of the device

The ST72F63B devices are Flash versions. They support programming in IAP mode (Inapplication programming) via the on-chip USB interface.

Features	ST	7263B	Hx	ST7263BDx		S	T7263BK	x		ST7263BEx			
Program memory - Kbytes (Flash / ROM)	32	16	8	32	32	16	8 4		4	32	16	8	4
RAM (stack) - bytes	1024 (128)	512 (128)	384 (128)	1024 (128)	1024 (128	512 (128)	384 (128	-	384 (128	1024 (128)	512 (128)	384 (128)	384 (128)
Standard Peripherals	Watchdog timer, 16-bit timer, USB												
Other Peripherals		SCI, I ² C, ADC SCI, I ² C SCI, I ² C											
I/Os (high current)	27 (10) 19 (10) 14 (6)												
Operating Supply	4.0 V to 5.5 V												
CPU frequency	8 MHz (with 24 MHz oscillator) or 4 MHz (with 12 MHz oscillator)												
Operating temp.	0 °C to +70 °C												
Packages	LQFP48 (7x7) QFN40 SDIP32/ QFN40 SDIP32/ (6x6) SO34 SO34 SO34 SO34 SO34												

Table 2.Device overview






Figure 1. General block diagram

 ADC channels: 12 on 48-pin devices (Port B and Port D[3:0]) 8 on 34 and 32-pin devices (Port B) None on 24-pin devices

- 2. 12 or 24 MHz OSCIN frequency required to generate 6 MHz USB clock.
- 3. The drive from USBVCC is sufficient to only drive an external pull-up in addition to the internal transceiver.



2 Pin description

2.1 **RESET** signal (bidirectional)

It is active low and forces the initialization of the MCU. This event is the top priority non maskable interrupt. This pin is switched low when the Watchdog is triggered or the V_{DD} is low. It can be used to reset external peripherals.

Note: Adding two 100 nF decoupling capacitors on the Reset pin (respectively connected to V_{DD} and V_{SS}) will significantly improve product electromagnetic susceptibility performance.

2.2 OSCIN/OSCOUT: input/output oscillator pin

These pins connect a parallel-resonant crystal, or an external source, to the on-chip oscillator.

2.3 V_{DD}/V_{SS}

Main power supply and ground voltages

Note: To enhance the reliability of operation, it is recommended that V_{DDA} and V_{DD} be connected together on the application board. This also applies to V_{SSA} and V_{SS} .

2.4 V_{DDA}/V_{SSA}

Power supply and ground voltages for analog peripherals.

Note: To enhance the reliability of operation, it is recommended that V_{DDA} and V_{DD} be connected together on the application board. This also applies to V_{SSA} and V_{SS} .

2.5 Alternate functions

Several pins of the I/O ports assume software programmable alternate functions as shown in the pin description.

- Note: 1 The USBOE alternate function is mapped on Port C2 in 32/34/48 pin devices. In SO24 devices it is mapped on Port B1.
 - 2 The timer OCMP1 alternate function is mapped on Port A6 in 32/34/48 pin devices. In SO24 devices it is not available.






Figure 2. 48-pin LQFP pinout

14/186







Figure 3. 40-lead QFN package pinout

1. Port D functions are not available on the 8 Kbyte version of the QFN40 package (ST7263BK2) and should not be connected.




57


	34	
OSCOUT OSCIN	2	
	3	
PC2/USBOE 🗖		
PC1/TDO 🗖		=PA0/MCO
PC0/RDI 🗖	7 28	□PA1 <i>(25mA)</i> /SDA/ICCDATA
RESET 🖵	8 27	⊐NC
NC 🖵	9 26	⊐NC
AIN7/IT8/PB7 <i>(10mA)</i> 🗖	10 25	
AIN6/PB6/IT7(10mÁ) 🗖	11 24	PA2 <i>(25mA)</i> /SCL/ICCCLK
V _{PP} /TEST 🖵	12 23	PA3/EXTCLK
AIN5/IT6/PB5(10mA)	13 22	PA4/ICAP1/IT1
AIN4/IT5/PB4 <i>(10mA)</i> 🗖	14 21	PA5/ICAP2/IT2
AIN3/PB3 <i>(10mA)</i> 🗖	15 20	PA6/OCMP1/IT3
AIN2/PB2 <i>(10mA)</i> 🛏	16 19	□PA7/OCMP2/IT4
AIN1/PB1 <i>(10mA)</i> ⊏	17 18	⊐PB0 <i>(10mA)</i> /AIN0
		1











16/186

Legend / Abbreviations for Table 3 and Table 4:

Type: I = input, O = output, S = supply

In/Output level:C_T = CMOS $0.3V_{DD}/0.7V_{DD}$ with input trigger

Output level: 10 mA = 10mA high sink (Fn N-buffer only)

25 mA = 25 mA very high sink (on N-buffer only) Port and control configuration:

- Input:float = floating, wpu = weak pull-up, int = interrupt, ana = analog
- Output: OD = open drain, PP = push-pull, T = True open drain

The RESET configuration of each pin is shown in bold. This configuration is kept as long as the device is under reset state.

Table 3. Device pin description (QFN40, LQFP48, SO34 and SDIP32)

	Pin	n°				L	evel		Pe	ort /	con	trol		Main	
32	34	40	348	Pin name	Type	t	out		Inp	out		Out	tput	function (after	Alternate function
SDIP32	S034	QFN40	LQFP48			Input Output	float	ndm	int	ana	QD	đ	reset)		
1	1	7	6	V _{DD}	S									Power supp	ly voltage (4- 5.5 V)
2	2	8	7	OSCOUT	0									Oscillator of	utput
3	3	9	8	OSCIN	Ι									Oscillator in	put
4	4	10	9	V _{SS}	S									Digital grou	nd
5	5	11	10	PC2/USBOE	I/O		СТ		Х				Х	Port C2	USB output Enable
6	6	12	13	PC1/TDO	I/O		СТ		х				х	Port C1	SCI Transmit Data output
7	7	13	14	PC0/RDI	I/O	ст			х				х	Port C0	SCI Receive Data input
8	8	14	15	RESET	I/O				Х			Х		Reset	
-	9	15	16	NC										Not connec	ted
-	-	16	17	NC										Not connec	ted
-	-	-	18	NC										Not connec	ted
-	-	-	19	NC										Not connec	ted
-	-	-	20	NC										Not connec	ted
-	-	-	21	NC										Not connec	ted
-	-	-	22	NC										Not connec	ted
9	10	17	23	PB7/AIN7/IT8	I/O	СТ	10mA	Х		Х	Х		Х	Port B7	ADC analog input 7
10	11	18	24	PB6/AIN6/IT7	I/O	СТ	10mA	Х		Х	Х		Х	Port B6	ADC analog input 6
11	12	19	25	V _{PP} /TEST	S									Programmir	ng supply
12	13	20	26	PB5/AIN5/IT6	I/O	СТ	10mA	Х		Х	Х		Х	Port B5	ADC analog input 5
13	14	21	27	PB4/AIN4/IT5	I/O	СТ	10mA	Х		Х	Х		Х	Port B4	ADC analog input 4
14	15	22	28	PB3/AIN3	I/O	СТ	10mA	Х			Х		Х	Port B3	ADC analog input 3



	Pin	n°				L	evel		P	ort /	con	trol		Main	
32	4	40	48	Pin name	Type	ŧ	ŗ		Inp	out		Out	put	function (after	Alternate function
SDIP32	S034	QFN40	LQFP48		F	Input	Output	float	ndm	int	ana	g	РР	reset)	
15	16	23	29	PB2/AIN2	I/O	СТ	10mA	Х			Х		Х	Port B2	ADC analog input 2
16	17	24	30	PB1/AIN1	I/O	СТ	10mA	Х			Х		Х	Port B1	ADC analog input 1
17	18	25	31	PB0/AIN0	I/O	СТ	10mA	Х			Х		Х	Port B0	ADC analog input 0
18	19	26	32	PA7/OCMP2/IT4	I/O		СТ		х	х			х	Port A7	Timer output Compare 2
19	20	27	33	PA6/OCMP1/IT3	I/O		СТ		х	х			х	Port A6	Timer output Compare 1
20	21	28	34	PA5/ICAP2/IT2	I/O		СТ		х	х			х	Port A5	Timer input Capture 2
21	22	29	35	PA4/ICAP1/IT1	I/O		СТ		х	х			х	Port A4	Timer input Capture 1
22	23	30	36	PA3/EXTCLK	I/O		СТ		х				х	Port A3	Timer External clock
23	24	31	38	PA2/SCL/ICCCLK	I/O	CT	25mA	х				Т		Port A2	I ² C serial clock, ICC clock
-	-	32	39	PD0 ⁽¹⁾ /AIN8	I/O	C_{T}		Х			Х		Х	Port D0	ADC analog input 8
-	-	33	40	PD1 ⁽¹⁾ /AIN9	I/O	C_T		Х			Х		Х	Port D1	ADC analog input 9
-	-	34	41	PD2 ⁽¹⁾ /AIN10	I/O	CT		х			х		Х	Port D2	ADC analog input 10
-	-	35	42	PD3 ⁽¹⁾ /AIN11	I/O	CT		х			х		х	Port D3	ADC analog input 11
-	-	36	43	PD4 ⁽¹⁾	I/O	CT			Х				Х	Port D4	
-	-	37	44	PD5 ⁽¹⁾	I/O	CT			Х				Х	Port D5	
-	-	38	45	PD6 ⁽¹⁾	I/O	CT			Х				Х	Port D6	
-	-	39	46	PD7 ⁽¹⁾	I/O	CT			Х				Х	Port D7	
-	25	-	-	NC										Not connec	ted
24	26	-	-	NC										Not connec	ted
25	27	-	-	NC										Not connec	ted
26	28	40	47	PA1/SDA/ICCDATA	I/O	СТ	25mA	х				Т		Port A1	I ² C serial data, ICC data
27	29	1	48	PA0/MCO	I/O		СТ			Х			Х	Port A0	Main clock output
28	30	2	1	V _{SSA}	S									Analog grou	und
29	31	3	2	USBDP	I/O									USB bidired	ctional data (data +)
30	32	4	3	USBDM	I/O									USB bidired	ctional data (data -)

Table 3.Device pin description (QFN40, LQFP48, SO34 and SDIP32) (continued)



	Pin n°			L	evel		Po	ort /	con	trol		Main			
32	34	140	QFP48	Pin name	Type	ut	out		Inp	out		Out	put	function (after	Alternate function
SDIP32	5034	QFN40	LQFI			Input	Output	float	ndw	int	ana	aо	ЬP	reset)	
31	33	5	4	USBVCC ⁽²⁾	0									USB power	supply ²⁾
32	34	6	5	V _{DDA}	S									Analog sup	ply voltage

Table 3. Device pin description (QFN40, LQFP48, SO34 and SDIP32) (continued)

1. Port D functions are not available on the 8 Kbyte version of the QFN40 package (ST7263BK2) and should not be connected.

2. The drive from USBVcc is sufficient to only drive an external pull-up in addition to the internal transceiver.

Table 4	Device pin desc	cription (SO24)

Pin n°			L	evel	Port /contro			rol		Main			
24	Pin name	Type	Ħ	out		Inp	out		Out	tput	function (after	Alternate function	
S024				int	ana	OD	дд	reset)					
1	V _{DD}	S									Power supp	ly voltage (4- 5.5 V)	
2	OSCOUT	0									Oscillator ou	Oscillator output	
3	OSCIN	Ι									Oscillator in	put	
4	V _{SS}	S									Digital grour	nd	
5	PC1/TDO	I/O		СТ		х				х	Port C1	SCI Transmit Data output	
6	PC0/RDI	I/O	СТ			Х				Х	Port C0	SCI Receive Data input	
7	RESET	I/O				Х			Х		Reset		
8	PB6/IT7	I/O	СТ	10mA	Х		Х	Х		Х	Port B6		
9	V _{PP} /TEST	S									Programmin	g supply	
10	PB3	I/O	СТ	10mA	Х			Х		Х	Port B3		
11	PB2	I/O	СТ	10mA	Х			Х		х	Port B2		
12	PB1/USBOE	I/O	СТ	10mA	Х			Х		Х	Port B1	USB output Enable	
13	PB0	I/O	СТ	10mA	Х			Х		Х	Port B0		
14	PA7/OCMP2/IT4	I/O		СТ		х	х			х	Port A7	Timer output Compare 2	
15	PA5/ICAP2/IT2	I/O		СТ		Х	Х			х	Port A5	Timer input Capture 2	
16	PA4/ICAP1/IT1	I/O		СТ		Х	Х			х	Port A4	Timer input Capture 1	
17	PA3/EXTCLK	I/O		СТ		Х				Х	Port A3	Timer External clock	
18	PA2/SCL/ ICCCLK	I/O	CT	25mA	х				Т		Port A2	I ² C serial clock, ICC clock	
19	PA1/SDA/ICCDATA	I/O	СТ	25mA	х				т		Port A1	l²C serial data, ICC Data	



Pin n°			L	evel		Po	ort /c	ont	rol		Main	
24	Pin name	Type	ut	utput		Inp	out		Output		function (after	Alternate function
S024			Input	Outl	float	ndw	int	ana	αo	дд	reset)	
20	PA0/MCO	I/O		СТ			Х			Х	Port A0	Main Clock output
21	V _{SSA}	S									Analog grou	nd
22	USBDP	I/O									USB bidirec	tional data (data +)
23	USBDM	I/O									USB bidirec	tional data (data -)
24	USBVCC	0									USB power	supply

 Table 4.
 Device pin description (SO24) (continued)



3 Register and memory map

As shown in *Figure 7*, the MCU is capable of addressing 32 Kbytes of memories and I/O registers.

The available memory locations consist of up to 1024 bytes of RAM including 64 bytes of register locations, and up to 32K bytes of user program memory in which the upper 32 bytes are reserved for interrupt vectors. The RAM space includes up to 128 bytes for the stack from 0100h to 017Fh.

The highest address bytes contain the user reset and interrupt vectors.

Caution: Memory locations noted "Reserved" must never be accessed. Accessing a reserved area can have unpredictable effects on the device.




Figure 7. Memory map

Table 5. Interrupt vector map

Vector address	Description	Masked	Remarks	Exit from Halt
FFE0h-FFEDh	Reserved area			
FFEEh-FFEFh	USB interrupt vector	I- bit	Internal interrupt	No
FFF0h-FFF1h	SCI interrupt vector	I- bit	Internal interrupt	No
FFF2h-FFF3h	I ² C interrupt vector	I- bit	Internal interrupt	No
FFF4h-FFF5h	TIMER interrupt vector	I- bit	Internal interrupt	No
FFF6h-FFF7h	IT1 to IT8 interrupt vector	I- bit	External interrupt	Yes
FFF8h-FFF9h	USB End Suspend mode interrupt vector	I- bit	External interrupts	Yes
FFFAh-FFFBh	Flash start programming interrupt vector	I- bit	Internal interrupt	Yes
FFFCh-FFFDh	TRAP (software) interrupt vector	None	CPU interrupt	No
FFFEh-FFFFh	RESET vector	None		Yes



Address	Block	Register label	Register name	Reset status	Remarks
0000h	Port A	PADR	Port A Data register	00h	R/W
0001h	TOILA	PADDR	Port A Data Direction register	00h	R/W
0002h	Port B	PBDR	Port B Data register	00h	R/W
0003h	TOILD	PBDDR	Port B Data Direction register	00h	R/W
0004h	Port C	PCDR	Port C Data register	1111 x000b	R/W
0005h		PCDDR	Port C Data Direction register	1111 x000b	R/W
0006h	Port D	PDDR	Port D Data register	00h	R/W
0007h	FULD	PDDDR	Port D Data Direction register	00h	R/W
0008h	ITC	ITIFRE	Interrupt register	00h	R/W
0009h	MISC	MISCR	Miscellaneous register	00h	R/W
000Ah	ADC	ADCDR	ADC Data register	00h	Read only
000Bh	ADC	ADCCSR	ADC control Status register	00h	R/W
000Ch	WDG	WDGCR	Watchdog Control register	7Fh	R/W
000Dh to 0010h			Reserved (4 bytes)		
0011h		TCR2	Timer Control register 2	00h	R/W
0012h		TCR1	Timer Control register 1	00h	R/W
0013h		TCSR	Timer Control/Status register	00h	R/W
0014h		TIC1HR	Timer input Capture High register 1	xxh	Read only
0015h		TIC1LR	Timer input Capture Low register 1	xxh	Read only
0016h		TOC1HR	Timer output Compare High register 1	80h	R/W
0017h		TOC1LR	Timer output Compare Low register 1	00h	R/W
0018h	TIM	TCHR	Timer Counter High register	FFh	Read only
0019h		TCLR	Timer Counter Low register	FCh	R/W
001Ah		TACHR	Timer Alternate Counter High register	FFh	Read only
001Bh		TACLR	Timer Alternate Counter Low register	FCh	R/W
001Ch		TIC2HR	Timer input Capture High register 2	xxh	Read only
001Dh		TIC2LR	Timer input Capture Low register 2	xxh	Read only
001Eh		TOC2HR	Timer output Compare High register 2	80h	R/W
001Fh		TOC2LR	Timer output Compare Low register 2	00h	R/W
0020h		SCISR	SCI Status register	C0h	Read only
0021h		SCIDR	SCI Data register	xxh	R/W
0022h	SCI	SCIBRR	SCI Baud Rate register	00h	R/W
0023h		SCICR1	SCI Control register 1	x000 0000b	R/W
0024h		SCICR2	SCI Control register 2	00h	R/W

Table 6. Hardware register memory map



Address	Block	Register label	Register name	Reset status	Remarks
0025h		USBPIDR	USB PID register	x0h	Read only
0026h		USBDMAR	USB DMA address register	xxh	R/W
0027h		USBIDR	USB Interrupt/DMA register	x0h	R/W
0028h		USBISTR	USB Interrupt Status register	00h	R/W
0029h		USBIMR	USB Interrupt Mask register	00h	R/W
002Ah		USBCTLR	USB Control register	06h	R/W
002Bh	USB	USBDADDR	USB Device Address register	00h	R/W
002Ch		USBEP0RA	USB Endpoint 0 register A	0000 xxxxb	R/W
002Dh		USBEP0RB	USB Endpoint 0 register B	80h	R/W
002Eh		USBEP1RA	USB Endpoint 1 register A	0000 xxxxb	R/W
002Fh		USBEP1RB	USB Endpoint 1 register B	0000 xxxxb	R/W
0030h		USBEP2RA	USB Endpoint 2 register A	0000 xxxxb	R/W
0031h		USBEP2RB	USB Endpoint 2 register B	0000 xxxxb	R/W
0032h to 0036h	Reserved (5	bytes)			
0032h 0036h			Reserved (5 Bytes)		
0037h	Flash	FCSR	Flash Control /Status register	00h	R/W
0038h	Reserved (1	byte)			
0039h		I2CDR	I ² C Data register	00h	R/W
003Ah			Reserved	-	
003Bh		I2COAR	I ² C (7 Bits) Slave Address register	00h	R/W
003Ch	I ² C	I2CCCR	I ² C Clock Control register	00h	R/W
003Dh		I2CSR2	I ² C 2nd Status register	00h	Read only
003Eh		I2CSR1	I ² C 1st Status register	00h	Read only
003Fh		I2CCR	I ² C Control register	00h	R/W

Table 6. Hardware register memory map (continued)



4 Flash program memory

4.1 Introduction

The ST7 dual voltage High Density Flash (HDFlash) is a non-volatile memory that can be electrically erased as a single block or by individual sectors and programmed on a byte-by-byte basis using an external V_{PP} supply.

The HDFlash devices can be programmed and erased off-board (plugged in a programming tool) or on-board using ICP (in-circuit programming) or IAP (in-application programming).

The array matrix organization allows each sector to be erased and reprogrammed without affecting other sectors.

4.2 Main features

- 3 Flash programming modes:
 - Insertion in a programming tool. In this mode, all sectors including option bytes can be programmed or erased.
 - ICP (in-circuit programming). In this mode, all sectors including option bytes can be programmed or erased without removing the device from the application board.
 - IAP (in-application programming). In this mode, all sectors except Sector 0, can be programmed or erased without removing the device from the application board and while the application is running.
- ICT (in-circuit testing) for downloading and executing user application test patterns in RAM
- Readout protection
- Register access security system (RASS) to prevent accidental programming or erasing

4.3 Structure

The Flash memory is organized in sectors and can be used for both code and data storage.

Depending on the overall Flash memory size in the microcontroller device, there are up to three user sectors (see *Table 7*). Each of these sectors can be erased independently to avoid unnecessary erasing of the whole Flash memory when only a partial erasing is required.

The first two sectors have a fixed size of 4 Kbytes (see *Figure 8*). They are mapped in the upper part of the ST7 addressing space so the reset and interrupt vectors are located in Sector 0 (F000h-FFFFh).

Table 7. Sectors available in Flash devices	Table 7.	Sectors available in Flash device	es
---	----------	-----------------------------------	----

Flash size (Kbytes)	Available sectors
4	Sector 0
8	Sectors 0,1
> 8	Sectors 0,1, 2




4.3.1 Readout protection

Readout protection, when selected, provides a protection against program memory content extraction and against write access to Flash memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.

In Flash devices, this protection is removed by reprogramming the option. In this case, the entire program memory is first automatically erased and the device can be reprogrammed.

Readout protection selection depends on the device type:

- In Flash devices it is enabled and removed through the FMP_R bit in the option byte.
- In ROM devices it is enabled by mask option specified in the Option List.




4.4 ICC interface

ICC (In-circuit communication) needs a minimum of four and up to six pins to be connected to the programming tool (see *Figure 9*). These pins are:

- RESET: device reset
- V_{SS}: device power supply ground
- ICCCLK: ICC output serial clock pin
- ICCDATA: ICC input/output serial data pin
- ICCSEL/V_{PP}: programming voltage
- OSC1(or OSCIN): main clock input for external source (optional)
- V_{DD}: application board power supply (see *Figure 9*, Note 3)







- If the ICCCLK or ICCDATA pins are only used as outputs in the application, no signal isolation is necessary. As soon as the Programming Tool is plugged to the board, even if an ICC session is not in progress, the ICCCLK and ICCDATA pins are not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to implemented in case another device forces the signal. Refer to the Programming Tool documentation for recommended resistor values.
- 2. During the ICC session, the programming tool must control the RESET pin. This can lead to conflicts between the programming tool and the application reset circuit if it drives more than 5mA at high level (push pull output or pull-up resistor<1K). A schottky diode can be used to isolate the application RESET circuit in this case. When using a classical RC network with R > 1K or a reset management IC with open drain output and pull-up resistor > 1K, no additional components are needed. In all cases the user must ensure that no external reset is generated by the application during the ICC session.
- 3. The use of Pin 7 of the ICC connector depends on the Programming Tool architecture. This pin must be connected when using most ST Programming Tools (it is used to monitor the application power supply). Please refer to the Programming Tool manual.
- 4. Pin 9 has to be connected to the OSC1 or OSCIN pin of the ST7 when the clock is not available in the application or if the selected clock option is not programmed in the option byte. ST7 devices with multi-oscillator capability need to have OSC2 grounded in this case.

4.5 ICP (in-circuit programming)

To perform ICP the microcontroller must be switched to ICC (in-circuit communication) mode by an external controller or programming tool.

Depending on the ICP code downloaded in RAM, Flash memory programming can be fully customized (number of bytes to program, program locations, or selection serial communication interface for downloading).

When using an STMicroelectronics or third-party programming tool that supports ICP and the specific microcontroller device, the user needs only to implement the ICP hardware interface on the application board (see *Figure 9*). For more details on the pin locations, refer to the device pinout description.



4.6 IAP (in-application programming)

This mode uses a BootLoader program previously stored in Sector 0 by the user (in ICP mode or by plugging the device in a programming tool).

This mode is fully controlled by user software. This allows it to be adapted to the user application, (user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be stored, etc.). For example, it is possible to download code from the SCI or other type of serial interface and program it in the Flash. IAP mode can be used to program any of the Flash sectors except Sector 0, which is write/erase protected to allow recovery in case errors occur during the programming operation.

4.7 Related documentation


For details on Flash programming and ICC protocol, refer to the *ST7* Flash Programming Reference Manual and to the *ST7* ICC Protocol Reference Manual.

4.8 Register description

Flash Control/status register (FCSR)

This register is reserved for use by programming tool software. It controls the Flash programming and erasing operations.

Reset value: 0000 0000 (00h)





5 Central processing unit

5.1 Introduction

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8bit data manipulation.

5.2 Main features

- 63 basic instructions
- Fast 8-bit by 8-bit multiply
- 17 main addressing modes
- Two 8-bit index registers
- 16-bit stack pointer
- Low power modes
- Maskable hardware interrupts
- Non-maskable software interrupt

5.3 CPU registers

The six CPU registers shown in *Figure* are not present in the memory mapping and are accessed by specific instructions.

Accumulator (A)

The Accumulator is an 8-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.

Index registers (X and Y)

In indexed addressing modes, these 8-bit registers are used to create either effective addresses or temporary storage areas for data manipulation. (The Cross-Assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.)

The Y register is not affected by the interrupt automatic procedures (not pushed to and popped from the stack).


Program Counter (PC)

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (program counter low which is the LSB) and PCH (program counter high which is the MSB).



Condition Code register (CC)

Reset value: 111x1xxx



The 8-bit Condition Code register contains the interrupt mask and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions.

These bits can be individually tested and/or controlled by specific instructions.

Bit 4 H Half carry

This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. It is reset by hardware during the same instructions.

0: No half carry has occurred.

1: A half carry has occurred.

This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.

Bit 3 I Interrupt mask

This bit is set by hardware when entering in interrupt or by software to disable all interrupts except the TRAP software interrupt. This bit is cleared by software.

0: Interrupts are enabled.

1: Interrupts are disabled.

This bit is controlled by the RIM, SIM and IRET instructions and is tested by the JRM and JRNM instructions.

Note: Interrupts requested while I is set are latched and can be processed when I is cleared. By default an interrupt routine is not interruptible because the I bit is set by hardware at the start of the routine and reset by the IRET instruction at the end of the routine. If the I bit is cleared by software in the interrupt routine, pending interrupts are serviced regardless of the priority level of the current interrupt routine.



Bit 2 N Negative

This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It is a copy of the 7th bit of the result. 0: The result of the last operation is positive or null.

1: The result of the last operation is negative (that is, the most significant bit is a logic 1).

This bit is accessed by the JRMI and JRPL instructions.

Bit 1 Z Zero

This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero.

- 0: The result of the last operation is different from zero.
- 1: The result of the last operation is zero.

This bit is accessed by the JREQ and JRNE test instructions.

Bit 0 Carry/borrow

This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation.

0: No overflow or underflow has occurred.

1: An overflow or underflow has occurred.

This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the "bit test and branch", shift and rotate instructions.

Stack Pointer (SP)

Reset value: 017Fh

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	1	0	SP6	SP5	SP4	SP3	SP2	SP1	SP0
Read/write															

The Stack Pointer is a 16-bit register which is always pointing to the next free location in the stack. It is then decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see *Figure 10*).

Since the stack is 128 bytes deep, the 9 most significant bits are forced by hardware. Following an MCU Reset, or after a Reset Stack Pointer instruction (RSP), the Stack Pointer contains its reset value (the SP6 to SP0 bits are set) which is the stack higher address.

The least significant byte of the Stack Pointer (called S) can be directly accessed by a LD instruction.

Note: When the lower limit is exceeded, the Stack Pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.

The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the PUSH and POP instructions. In the case of an interrupt, the PCL is stored at the first location



pointed to by the SP. Then the other registers are stored in the next locations as shown in *Figure 10*.

- When an interrupt is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.





Figure 10. Stack manipulation example





57

6 Reset and clock management

6.1 Reset

The Reset procedure is used to provide an orderly software start-up or to exit low power modes.

Three reset modes are provided: a low voltage (LVD) reset, a watchdog reset and an external reset at the RESET pin.

A reset causes the reset vector to be fetched from addresses FFFEh and FFFFh in order to be loaded into the PC and with program execution starting from this point.

An internal circuitry provides a 4096 CPU clock cycle delay from the time that the oscillator becomes active.

Caution: When the ST7 is unprogrammed or fully erased, the Flash is blank and the RESET vector is

not programmed. For this reason, it is recommended to keep the RESET pin in low state until programming mode is entered, in order to avoid unwanted behavior.

6.1.1 Low voltage detector (LVD)

Low voltage reset circuitry generates a reset when V_{DD} is:

- Below V_{IT+} when V_{DD} is rising
- Below V_{IT-} when V_{DD} is falling

During low voltage reset, the RESET pin is held low, thus permitting the MCU to reset other devices.

It is recommended to make sure that the V_{DD} supply voltage rises monotonously when the device is exiting from Reset, to ensure the application functions properly.

6.1.2 Watchdog reset


When a watchdog reset occurs, the **RESET** pin is pulled low permitting the MCU to reset other devices in the same way as the low voltage reset (*Figure 12*).


6.1.3 External reset

The external reset is an active low input signal applied to the **RESET** pin of the MCU. As shown in *Figure 15*, the **RESET** signal must stay low for a minimum of one and a half CPU clock cycles.


An internal Schmitt trigger at the RESET pin is provided to improve noise immunity.











1. Hysteresis $(V_{IT+}-V_{IT-}) = V_{hys}$

Figure 14. Temporization timing diagram after an internal Reset







Figure 15. Reset timing diagram



1. Refer to Electrical Characteristics for values of $t_{\text{DDR}}, \, t_{\text{OXOV}}, \, V_{\text{IT+}}, \, V_{\text{IT-}} \, \text{and} \, V_{\text{hys}}$

34/186



6.2 Clock system

6.2.1 General description

The MCU accepts either a crystal or ceramic resonator, or an external clock signal to drive the internal oscillator. The internal clock (f_{CPU}) is derived from the external oscillator frequency (f_{OSC}), which is divided by 3 (and by 2 or 4 for USB, depending on the external clock used). The internal clock is further divided by 2 by setting the SMS bit in the miscellaneous register.

Using the OSC24/12 bit in the option byte, a 12 MHz or a 24 MHz external clock can be used to provide an internal frequency of either 2, 4 or 8 MHz while maintaining a 6 MHz for the USB (refer to *Figure 18*).

The internal clock signal (f_{CPU}) is also routed to the on-chip peripherals. The CPU clock signal consists of a square wave with a duty cycle of 50%.

The internal oscillator is designed to operate with an AT-cut parallel resonant quartz or ceramic resonator in the frequency range specified for f_{osc} . The circuit shown in *Figure 17* is recommended when using a crystal, and *Table 8* lists the recommended capacitance. The crystal and associated components should be mounted as close as possible to the input pins in order to minimize output distortion and start-up stabilization time.

Recommended capacitance and resistance							
R _{SMAX} ⁽¹⁾	20 Ω	25 Ω	70 Ω				
C _{OSCIN}	56pF	47pF	22pF				
C _{OSCOUT}	56pF	47pF	22pF				
R _P	1-10 MΩ	1-10 MΩ	1-10 MΩ				

Table 8. Recommended Values for 24 MHz crystal resonator

1. R_{SMAX} is the equivalent serial resistor of the crystal (see crystal specification).

6.2.2 External clock

An external clock may be applied to the OSCIN input with the OSCOUT pin not connected, as shown on *Figure 16*. The t_{OXOV} specifications do not apply when using an external clock input. The equivalent specification of the external clock source should be used instead of t_{OXOV} (see *Table 62: Control timing characteristics*).

Figure 16.	External clock source connections
------------	-----------------------------------






Figure 17. Crystal/ceramic resonator





Figure 18. Clock block diagram





7 Interrupts

The ST7 core may be interrupted by one of two different methods: maskable hardware interrupts as listed in *Table 9* and a non-maskable software interrupt (TRAP). The Interrupt processing flowchart is shown in *Figure 19*.

The maskable interrupts must be enabled clearing the I bit in order to be serviced. However, disabled interrupts may be latched and processed when they are enabled (see external interrupts subsection).

When an interrupt has to be serviced:

- Normal processing is suspended at the end of the current instruction execution.
- The PC, X, A and CC registers are saved onto the stack.
- The I bit of the CC register is set to prevent additional interrupts.
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to *Table 9* for vector addresses).

The interrupt service routine should finish with the IRET instruction which causes the contents of the saved registers to be recovered from the stack.

Note: As a consequence of the IRET instruction, the I bit will be cleared and the main program will resume.

Priority management

By default, a servicing interrupt cannot be interrupted because the I bit is set by hardware entering in interrupt routine.

In the case several interrupts are simultaneously pending, a hardware priority defines which one will be serviced first (see *Table 9*).

Non-maskable software interrupts

This interrupt is entered when the TRAP instruction is executed regardless of the state of the I bit. It will be serviced according to the flowchart on *Figure 19*.

Interrupts and low power mode

All interrupts allow the processor to leave the Wait low power mode. Only external and specific mentioned interrupts allow the processor to leave the Halt low power mode (refer to the "Exit from HALT" column in *Table 9*).

External interrupts

The pins ITi/PAk and ITj/PBk (i=1,2; j= 5,6; k=4,5) can generate an interrupt when a rising edge occurs on this pin. Conversely, the ITI/PAn and ITm/PBn pins (I=3,4; m= 7,8; n=6,7) can generate an interrupt when a falling edge occurs on this pin.

Interrupt generation will occur if it is enabled with the ITiE bit (i=1 to 8) in the ITRFRE register and if the I bit of the CC is reset.



Peripheral interrupts

Different peripheral interrupt flags in the status register are able to cause an interrupt when they are active if both:

- The I bit of the CC register is cleared.
- The corresponding enable bit is set in the control register.

If any of these two conditions is false, the interrupt is latched and thus remains pending.

Clearing an interrupt request is done by one of the two following operations:

- Writing "0" to the corresponding bit in the status register.
- Accessing the status register while the flag is set followed by a read or write of an associated register.
- Note: 1 The clearing sequence resets the internal latch. A pending interrupt (i.e. waiting to be enabled) will therefore be lost if the clear sequence is executed.
 - 2 All interrupts allow the processor to leave the Wait low power mode.
 - 3 Exit from Halt mode may only be triggered by an external interrupt on one of the ITi ports (PA4-PA7 and PB4-PB7), an end suspend mode interrupt coming from USB peripheral, or a reset.




Figure 19. Interrupt processing flowchart



N°	Source block	Description	Register label	Priority order	Exit from Halt	Vector address
	RESET	Reset	N/A		yes	FFFEh-FFFFh
	TRAP	Software interrupt	N/A	Highest	no	FFFCh-FFFDh
	FLASH	Flash Start Programming interrupt		Priority	yes	FFFAh-FFFBh
	USB	End Suspend mode	ISTR		2400	FFF8h-FFF9h
1	ITi	External interrupts	ITRFRE		yes	FFF6h-FFF7h
2	TIMER	Timer Peripheral interrupts	TIMSR] ↓		FFF4h-FFF5h
3	l²C	12C Devindental intervienta	I ² CSR1	Lowest		FFF2h-FFF3h
3	1-0	I ² C Peripheral interrupts	I ² CSR2	Priority	no	FFF20-FFF30
4	SCI	SCI Peripheral interrupts	SCISR	1		FFF0h-FFF1h
5	USB	USB Peripheral interrupts	ISTR	1		FFEEh-FFEFh

Table 9. Interrupt mapping

7.1 Interrupt register (ITRFRE)

Address: 0008h

Reset value: 0000 0000 (00h)

7							0
IT8E	IT7E	IT6E	IT5E	IT4E	IT3E	IT2E	IT1E
			Read	/write			

[7:0] TiE (i=1 to 8). Interrupt Enable Control Bits.

If an ITiE bit is set, the corresponding interrupt is generated when

- A rising edge occurs on the pin PA4/IT1 or PA5/IT2 or PB4/IT5 or PB5/IT6
- Or a falling edge occurs on the pin PA6/IT3 or PA7/IT4 or PB6/IT7 or PB7/IT8 No interrupt is generated elsewhere.

Note: Analog input must be disabled for interrupts coming from port B.



8 Power saving modes

8.1 Introduction

To give a large measure of flexibility to the application in terms of power consumption, two main power saving modes are implemented in the ST7.

After a Reset, the normal operating mode is selected by default (Run mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency divided by 3 (f_{CPU}).

From Run mode, the different power saving modes may be selected by setting the relevant register bits or by calling the specific ST7 software instruction whose action depends on the oscillator status.

8.2 Halt mode


The MCU consumes the least amount of power in Halt mode. The Halt mode is entered by executing the Halt instruction. The internal oscillator is then turned off, causing all internal processing to be stopped, including the operation of the on-chip peripherals.


When entering Halt mode, the I bit in the Condition Code register is cleared. Thus, all external interrupts (ITi or USB end suspend mode) are allowed and if an interrupt occurs, the CPU clock becomes active.

The MCU can exit Halt mode on reception of either an external interrupt on ITi, an end suspend mode interrupt coming from USB peripheral, or a reset. The oscillator is then turned on and a stabilization time is provided before releasing CPU operation. The stabilization time is 4096 CPU clock cycles.

After the start up delay, the CPU continues operation by servicing the interrupt which wakes it up or by fetching the reset vector if a reset wakes it up.







1. Before servicing an interrupt, the CC register is pushed on the stack. The I-Bit is set during the interrupt routine and cleared when the CC register is popped.

8.3 Slow mode

In Slow mode, the oscillator frequency can be divided by 2 as selected by the SMS bit in the Miscellaneous register. The CPU and peripherals are clocked at this lower frequency. Slow mode is used to reduce power consumption, and enables the user to adapt the clock frequency to the available supply voltage.

8.4 Wait mode

Wait mode places the MCU in a low power consumption mode by stopping the CPU.

This power saving mode is selected by calling the "WFI" ST7 software instruction.

All peripherals remain active. During Wait mode, the I bit of the CC register is forced to 0 to enable all interrupts. All other registers and memory remain unchanged. The MCU remains in Wait mode until an interrupt or Reset occurs, whereupon the Program Counter branches to the starting address of the interrupt or Reset service routine.



The MCU will remain in Wait mode until a Reset or an interrupt occurs, causing it to wake up. Refer to *Figure 21*.


Related documentation

AN 980: ST7 Keypad Decoding Techniques, Implementing Wakeup on Keystroke

AN1014: How to Minimize the ST7 Power Consumption

AN1605: Using an active RC to wakeup the ST7LITE0 from power saving mode

Figure 21. Wait mode flowchart



1. Before servicing an interrupt, the CC register is pushed on the stack. The I-Bit is set during the interrupt routine and cleared when the CC register is popped.



9 I/O ports

9.1 Introduction

The I/O ports offer different functional modes:

- Transfer of data through digital inputs and outputs and for specific pins
- Analog signal input (ADC)
- Alternate signal input/output for the on-chip peripherals
- External interrupt generation

An I/O port consists of up to 8 pins. Each pin can be programmed independently as a digital input (with or without interrupt generation) or a digital output.

9.2 Functional description

Each port is associated to 2 main registers:

- Data register (DR)
- Data Direction register (DDR)

Each I/O pin may be programmed using the corresponding register bits in DDR register: bit X corresponding to pin X of the port. The same correspondence is used for the DR register.

Table 10. I/O pin functions

DDR	Mode
0	Input
1	Output

Input modes

The input configuration is selected by clearing the corresponding DDR register bit.

In this case, reading the DR register returns the digital value applied to the external I/O pin.

- Note: 1 All the inputs are triggered by a Schmitt trigger.
 - 2 When switching from input mode to output mode, the DR register should be written first to output the correct value as soon as the port is configured as an output.

Interrupt function

When an I/O is configured as an input with interrupt, an event on this I/O can generate an external interrupt request to the CPU. The interrupt sensitivity is given independently according to the description mentioned in the ITRFRE interrupt register.

Each pin can independently generate an interrupt request.

Each external interrupt vector is linked to a dedicated group of I/O port pins (see interrupts section). If more than one input pin is selected simultaneously as an interrupt source, this is logically ORed. For this reason if one of the interrupt pins is tied low, the other ones are masked.



Output mode

The pin is configured in output mode by setting the corresponding DDR register bit (see Table 7).

In this mode, writing "0" or "1" to the DR register applies this digital value to the I/O pin through the latch. Therefore, the previously saved value is restored when the DR register is read.

Note: The interrupt function is disabled in this mode.

Digital alternate function

When an on-chip peripheral is configured to use a pin, the alternate function is automatically selected. This alternate function takes priority over standard I/O programming. When the signal is coming from an on-chip peripheral, the I/O pin is automatically configured in output mode (push-pull or open drain according to the peripheral).

When the signal is going to an on-chip peripheral, the I/O pin has to be configured in input mode. In this case, the pin's state is also digitally readable by addressing the DR register.

- Note: 1 Input pull-up configuration can cause an unexpected value at the input of the alternate peripheral input.
 - 2 When the on-chip peripheral uses a pin as input and output, this pin must be configured as an input (DDR = 0).
- **Caution:** The alternate function must not be activated as long as the pin is configured as an input with interrupt in order to avoid generating spurious interrupts.

Analog alternate function

When the pin is used as an ADC input the I/O must be configured as a floating input. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail which is connected to the ADC input.

It is recommended not to change the voltage level or loading on any port pin while conversion is in progress. Furthermore it is recommended not to have clocking pins located close to a selected analog pin.

Warning: The analog input voltage level must be within the limits stated in the absolute maximum ratings.



9.3 I/O port implementation

The hardware implementation on each I/O port depends on the settings in the DDR register and specific feature of the I/O port such as ADC input or true open drain.

9.3.1 Port A


	T OTT AG, AG	, // 1, //0, //0, /	a description				
	1/0	Ds	Alternate function				
PORT A	Input ⁽¹⁾	Output	Signal	Condition			
PA0	with pull-up	push-pull	MCO (Main Clock output)	MCO = 1 (MISCR)			
PA3	with pull-up	push-pull	Timer EXTCLK	CC1 =1 CC0 = 1 (Timer CR2)			
PA4	with pull-up		Timer ICAP1				
FA4	with pull-up	Push-pull	IT1 Schmitt triggered input	IT1E = 1 (ITIFRE)			
PA5	with pull-up		Timer ICAP2				
FAJ	with pull-up	Push-pull	IT2 Schmitt triggered input	IT2E = 1 (ITIFRE)			
PA6 ⁽²⁾	with pull-up		Timer OCMP1	OC1E = 1			
FAU	with pull-up	Push-pull	IT3 Schmitt triggered input	IT3E = 1 (ITIFRE)			
PA7	with pull-up		Timer OCMP2	OC2E = 1			
FA7	with pull-up	Push-pull	IT4 Schmitt triggered input	IT4E = 1 (ITIFRE)			

Table 11. Port A0, A3, A4, A5, A6, A7 description

1. Reset state.

2. Not available on SO24





Doc ID 7516 Rev 8


57

Port A		1/0	Alternate function		
Port A	Input ¹	Output	Signal	Condition	
PA1	without pull-up	Very high current open drain	SDA (I ² C data)	I ² C enable	
PA2	without pull-up	Very high current open drain	SCL (I ² C clock)	I ² C enable	

Table 12. PA1, PA2 description⁽¹⁾

1. Reset state.

Figure 23. PA1, PA2 configuration





9.3.2 Port B

Table 13.Port B description

Port B	l	/0	Alternate function		
Port B	Input ⁽¹⁾	Output	Signal	Condition	
PB0	without pull-up	push-pull	Analog input (ADC)	CH[3:0] = 000 (ADCCSR)	
PB1	without pull-up	push-pull	Analog input (ADC)	CH[3:0] = 001 (ADCCSR)	
		pusii-puii	USBOE (USB output enable) ⁽²⁾	USBOE =1 (MISCR)	
PB2	without pull-up	push-pull	Analog input (ADC)	CH[3:0]= 010 (ADCCSR)	
PB3	without pull-up	push-pull	Analog input (ADC)	CH[3:0]= 011 (ADCCSR)	
PB4	without pull-up	push-pull	Analog input (ADC)	CH[3:0]= 100 (ADCCSR)	
		pusn-pun	IT5 Schmitt triggered input	IT5E = 1 (ITIFRE)	
PB5	without pull-up	push-pull	Analog input (ADC)	CH[3:0]= 101 (ADCCSR)	
FDJ		pusn-pun	IT6 Schmitt triggered input	IT6E = 1 (ITIFRE)	
PB6	without pull up		Analog input (ADC)	CH[3:0]= 110 (ADCCSR)	
	without pull-up	push-pull	IT7 Schmitt triggered input	IT7E = 1 (ITIFRE)	
PB7	without pull-up	push-pull	Analog input (ADC)	CH[3:0]= 111 (ADCCSR)	
		pusii-puii	IT8 Schmitt triggered input	IT8E = 1 (ITIFRE)	

1. Reset State

2. On SO24 only






Figure 24. Port B and D[3:0] configuration

48/186



9.3.3 Port C


Table 14. Port C description

Devit C		1/0	Alternate function		
Port C	Input ⁽¹⁾	Output	Signal	Condition	
PC0	with pull-up	push-pull	RDI (SCI input)		
PC1	with pull-up	push-pull	TDO (SCI output)	SCI enable	
PC2 ⁽²⁾	with pull-up	push-pull	USBOE (USB output enable)	USBOE =1 (MISCR)	

1. Reset state

2. Not available on SO24

Figure 25. Port C configuration





9.3.4 Port D

Table 15. Port D description

Port D		1/0	Alternate function		
Port D	Input ⁽¹⁾	Output	Signal	Condition	
PD0	without pull-up	push-pull	Analog input (ADC)	CH[3:0] = 1000 (ADCCSR)	
PD1	without pull-up	push-pull	Analog input (ADC)	CH[3:0] = 1001 (ADCCSR)	
PD2	without pull-up	push-pull	Analog input (ADC)	CH[3:0] = 1010 (ADCCSR)	
PD3	without pull-up	push-pull	Analog input (ADC)	CH[3:0] = 1011 (ADCCSR)	
PD4	with pull-up	push-pull			
PD5	with pull-up	push-pull			
PD6	with pull-up	push-pull			
PD7	with pull-up	push-pull			

1. Reset state

9.3.5 Register description

DATA registers (PxDR)

Address

Port A Data register (PADR): 0000h Port B Data register (PBDR): 0002h Port C Data register (PCDR): 0004h Port D Data register (PDDR): 0006h

Reset value

Port A: 0000 0000 (00h) Port B: 0000 0000 (00h) Port C: 1111 x000 (FXh) Port D: 0000 0000 (00h)

Note: For Port C, unused bits (7-3) are not accessible.

The DR register has a specific behavior according to the selected input/output configuration. Writing the DR register is always taken into account even if the pin is configured as an input. Reading the DR register returns either the DR register latch content (pin configured as output) or the digital value applied to the I/O pin (pin configured as input).

Note: When using open-drain I/Os in output configuration, the value read in DR is the digital value applied to the I/Opin.



7							0
D7	D6	D5	D4	D3	D2	D1	D0
			Read/w	vrite			

[7:0] **D**[7:0] Data register 8 bits.

Data Direction register (PxDDR)

Address

Port A Data Direction register (PADDR): 0001h Port B Data Direction register (PBDDR): 0003h Port C Data Direction register (PCDDR): 0005h Port D Data Direction register (PDDDR): 0007h

Reset value

Port A: 0000 0000 (00h) Port B: 0000 0000 (00h) Port C: 1111 x000 (FXh) Port D: 0000 0000 (00h)

Note:

For Port C, unused bits (7-3) are not accessible

7	7							0
DE	07	DD6	DD5	DD4	DD3	DD2	DD1	DD0
				Read/w	vrite			

[7:0]D **D[7:0]** Data Direction register 8 bits.

The DDR register gives the input/output direction configuration of the pins. Each bit is set and cleared by software.

- 0: input mode
- 1: output mode

Table 16. I/O ports register map

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
00	PADR	MSB							LSB
01	PADDR	MSB							LSB
02	PBDR	MSB							LSB
03	PBDDR	MSB							LSB
04	PCDR	MSB							LSB
05	PCDDR	MSB							LSB
06	PDDR	MSB							LSB
07	PDDDR	MSB							LSB



9.3.6 Related documentation

AN1045: S/W implementation of I²C bus master AN1048: Software LCD driver



10 Miscellaneous register

Miscellaneous register (MISCR)

Address: 0009h

Reset value: 0000 0000 (00h)

7							0
-	-	-	-	-	SMS	USBOE	MCO
			Read	/write			

- [7:3] Reserved
 - 2 SMS Slow mode Select.

This bit is set by software and only cleared by hardware after a reset. If this bit is set, it enables the use of an internal divide-by-2 clock divider (refer to *Figure 18 on page 36*). The SMS bit has no effect on the USB frequency.
0: Divide-by-2 disabled and CPU clock frequency is standard

1: Divide-by-2 enabled and CPU clock frequency is halved.

1 USBOE USB enable.

If this bit is set, the port PC2 (PB1 on SO24) outputs the USB output enable signal (at "1" when the ST7 USB is transmitting data). Unused bits 7-4 are set.

0 MCO Main Clock Out selection

This bit enables the MCO alternate function on the PA0 I/O port. It is set and cleared by software.

0: MCO alternate function disabled (I/O pin free for general-purpose I/O)

1: MCO alternate function enabled (f_{CPU} on I/O port)



11 On-chip peripherals

11.1 Watchdog timer (WDG)

11.1.1 Introduction

The Watchdog timer is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The Watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the counter's contents before the T6 bit becomes cleared.

11.1.2 Main features

- Programmable free-running counter (64 increments of 49,152 CPU cycles)
- Programmable reset
- Reset (if watchdog activated) when the T6 bit reaches zero
- Optional reset on HALT instruction (configurable by option byte)
- Hardware Watchdog selectable by option byte.

11.1.3 Functional description


The counter value stored in the CR register (bits T6:T0), is decremented every 49,152 machine cycles, and the length of the timeout period can be programmed by the user in 64 increments.

If the watchdog is activated (the WDGA bit is set) and when the 7-bit timer (bits T6:T0) rolls over from 40h to 3Fh (T6 becomes cleared), it initiates a reset cycle by driving low the reset pin for $t_{W(RSTL)out}$ (see *Table 72*).

The application program must write in the CR register at regular intervals during normal operation to prevent an MCU reset. This down counter is free-running: it counts down even if the watchdog is disabled. The value to be stored in the CR register must be between FFh and C0h (see *Table 17*):

- The WDGA bit is set (watchdog enabled)
- The T6 bit is set to prevent generating an immediate reset
- The T5:T0 bits contain the number of increments which represents the time delay before the watchdog produces a reset.








Table 17. Watchdog timing (f_{CPU} = 8 MHz)

	CR register initial value	WDG timeout period (ms)
Мах	FFh	393.216
Min	C0h	6.144

Note: Following a reset, the watchdog is disabled. Once activated it cannot be disabled, except by a reset.

The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).

11.1.4 Software Watchdog option

If Software Watchdog is selected by option byte, the watchdog is disabled following a reset. Once activated it cannot be disabled, except by a reset.

The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).

11.1.5 Hardware Watchdog option

If Hardware Watchdog is selected by option byte, the watchdog is always active and the WDGA bit in the CR is not used.

11.1.6 Low power modes

WAIT instruction

No effect on Watchdog.



HALT instruction

If the Watchdog reset on HALT option is selected by option byte, a HALT instruction causes an immediate reset generation if the Watchdog is activated (WDGA bit is set).

Using Halt mode with the WDG (option)

If the Watchdog reset on HALT option is not selected by option byte, the Halt mode can be used when the watchdog is enabled.

In this case, the HALT instruction stops the oscillator. When the oscillator is stopped, the WDG stops counting and is no longer able to generate a reset until the microcontroller receives an external interrupt or a reset.

If an external interrupt is received, the WDG restarts counting after 4096 CPU clocks. If a reset is generated, the WDG is disabled (reset state).

Recommendations:

- Make sure that an external event is available to wake up the microcontroller from Halt mode.
- Before executing the HALT instruction, refresh the WDG counter, to avoid an unexpected WDG reset immediately after waking up the microcontroller.
- When using an external interrupt to wake up the microcontroller, reinitialize the corresponding I/O as "Input Pull-up with interrupt" before executing the HALT instruction. The main reason for this is that the I/O may be wrongly configured due to external interference or by an unforeseen logical condition.
- For the same reason, reinitialize the level sensitiveness of each external interrupt as a precautionary measure.
- The opcode for the HALT instruction is 0x8E. To avoid an unexpected HALT instruction due to a program counter failure, it is advised to clear all occurrences of the data value 0x8E from memory. For example, avoid defining a constant in ROM with the value 0x8E.
- As the HALT instruction clears the I bit in the CC register to allow interrupts, the user may choose to clear all pending interrupt bits before executing the HALT instruction. This avoids entering other peripheral interrupt routines after executing the external interrupt routine corresponding to the wakeup event (reset or external interrupt).

11.1.7 Interrupts

None.



11.1.8 Register description

Control register (CR)

Reset value: 0111 1111 (7Fh)

7							0
WDGA	Т6	Т5	T4	ТЗ	T2	T1	то
Read/write							

7 **WDGA** Activation bit.

This bit is set by software and only cleared by hardware after a reset. When WDGA = 1, the watchdog can generate a reset.

- 0: Watchdog disabled
- 1: Watchdog enabled
- [6:0] T[6:0] 7-bit timer (MSB to LSB). These bits contain the decremented value. A reset is produced when it rolls over from 40h to 3Fh (T6 becomes cleared).

Table 18.	Watchdog timer register map and reset values
14.010 101	materialog and register map and recet raises

Address (Hex.)	Register Label	7	6	5	4	3	2	1	0
0Ch	WDGCR Reset value	WDGA 0	T6 1	T5 1	T4 1	T3 1	T2 1	T1 1	T0 1



11.2 16-bit timer

11.2.1 Introduction

The timer consists of a 16-bit free-running counter driven by a programmable prescaler.

It may be used for a variety of purposes, including pulse length measurement of up to two input signals (*input capture*) or generation of up to two output waveforms (*output compare* and *PWM*).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the CPU clock prescaler.

Some ST7 devices have two on-chip 16-bit timers. They are completely independent, and do not share any resources. They are synchronized after a MCU reset as long as the timer clock frequencies are not modified.

This description covers one or two 16-bit timers. In ST7 devices with two timers, register names are prefixed with TA (Timer A) or TB (Timer B).

11.2.2 Main features

- Programmable prescaler: f_{CPU} divided by 2, 4 or 8
- Overflow status flag and maskable interrupt
- External clock input (must be at least four times slower than the CPU clock speed) with the choice of active edge
- 1 or 2 output Compare functions each with:
 - 2 dedicated 16-bit registers
 - 2 dedicated programmable signals
 - 2 dedicated status flags
 - 1 dedicated maskable interrupt
- 1 or 2 input Capture functions each with:
 - 2 dedicated 16-bit registers
 - 2 dedicated active edge selection signals
 - 2 dedicated status flags
 - 1 dedicated maskable interrupt
- Pulse width modulation mode (PWM)
- One Pulse mode
- Reduced Power mode
- 5 alternate functions on I/O ports (ICAP1, ICAP2, OCMP1, OCMP2, EXTCLK)*

The Block Diagram is shown in Figure 27.

Note: Some timer pins may not be available (not bonded) in some ST7 devices. Refer to the device pin out description.

When reading an input signal on a non-bonded pin, the value will always be '1'.



11.2.3 Functional description

Counter

The main block of the Programmable Timer is a 16-bit free running upcounter and its associated 16-bit registers. The 16-bit registers are made up of two 8-bit registers called high and low.

• Counter register (CR)

Counter High register (CHR) is the most significant byte (MSB).

Counter Low register (CLR) is the least significant byte (LSB).

• Alternate Counter register (ACR)

Alternate Counter High register (ACHR) is the most significant byte (MSB).

Alternate Counter Low register (ACLR) is the least significant byte (LSB).

These two read-only 16-bit registers contain the same value but with the difference that reading the ACLR register does not clear the TOF bit (Timer overflow flag), located in the Status register, (SR), (see note at the end of paragraph titled 16-bit read sequence).

Writing in the CLR register or ACLR register resets the free running counter to the FFFCh value.

Both counters have a reset value of FFFCh (this is the only value which is reloaded in the 16-bit timer). The reset value of both counters is also FFFCh in One Pulse mode and PWM mode.

The timer clock depends on the clock control bits of the CR2 register, as illustrated in *Table 24*. The value in the counter register repeats every 131072, 262144 or 524288 CPU clock cycles depending on the CC[1:0] bits.

The timer frequency can be $f_{CPU}/2$, $f_{CPU}/4$, $f_{CPU}/8$ or an external frequency.







Figure 27. Timer block diagram

1. If IC, OC and TO interrupt requests have separate vectors then the last OR is not present (See device Interrupt Vector Table).



Figure 28. 16-bit read sequence (from either the Counter register or the Alternate Counter register)



The user must read the MS Byte first, then the LS Byte value is buffered automatically.

This buffered value remains unchanged until the 16-bit read sequence is completed, even if the user reads the MS Byte several times.

After a complete reading sequence, if only the CLR register or ACLR register are read, they return the LS Byte of the count value at the time of the read.

Whatever the timer mode used (input capture, output compare, One Pulse mode or PWM mode) an overflow occurs when the counter rolls over from FFFFh to 0000h then:

- The TOF bit of the SR register is set.
- A timer interrupt is generated if:
 - TOIE bit of the CR1 register is set and
 - I bit of the CC register is cleared.

If one of these conditions is false, the interrupt remains pending to be issued as soon as they are both true.

Clearing the overflow interrupt request is done in two steps:

- 1. Reading the SR register while the TOF bit is set.
- 2. An access (read or write) to the CLR register.

Note: The TOF bit is not cleared by accesses to ACLR register. The advantage of accessing the ACLR register rather than the CLR register is that it allows simultaneous use of the overflow function and reading the free running counter at random times (for example, to measure elapsed time) without the risk of clearing the TOF bit erroneously.

The timer is not affected by Wait mode.

In Halt mode, the counter stops counting until the mode is exited. Counting then resumes from the previous count (MCU awakened by an interrupt) or from the reset count (MCU awakened by a Reset).

External clock

The external clock (where available) is selected if CC0 = 1 and CC1 = 1 in the CR2 register.

The status of the EXEDG bit in the CR2 register determines the type of level transition on the external clock pin EXTCLK that will trigger the free running counter.

The counter is synchronized with the falling edge of the internal CPU clock.




A minimum of four falling edges of the CPU clock must occur between two consecutive active edges of the external clock; thus the external clock frequency must be less than a quarter of the CPU clock frequency.

Figure 29. Counter timing diagram, internal clock divided by 2

CPU CLOCK	
INTERNAL RESET	1
TIMER CLOCK	
COUNTER REGISTER	(FFFD) FFFE) FFFF) 0000 0001 0002 0003)
TIMER OVERFLOW FLAG (TOF)	


1. The MCU is in reset state when the internal reset signal is high, when it is low the MCU is running.

Figure 30. Counter timing diagram, internal clock divided by 4



1. The MCU is in reset state when the internal reset signal is high, when it is low the MCU is running.

Figure 31. Counter timing diagram, internal clock divided by 8



1. The MCU is in reset state when the internal reset signal is high, when it is low the MCU is running.



Input Capture

In this section, the index, *i*, may be 1 or 2 because there are two input capture functions in the 16-bit timer.

The two 16-bit input capture registers (IC1R and IC2R) are used to latch the value of the free running counter after a transition is detected on the ICAP*i* pin (see *Figure 32*).

Table 19. IC/R register

	MS Byte	LS Byte
ICiR	IC <i>i</i> HR	IC <i>i</i> LR

IC/R register is a read-only register.

The active transition is software programmable through the IEDG*i* bit of Control registers (CR*i*).

Timing resolution is one count of the free running counter: (f_{CPU}/CC[1:0]).

Procedure

To use the input capture function select the following in the CR2 register:

- 1. Select the timer clock (CC[1:0]) (see *Table 24*).
- 2. Select the edge of the active transition on the ICAP2 pin with the IEDG2 bit (the ICAP2 pin must be configured as floating input or input with pull-up without interrupt if this configuration is available).
- 3. Select the following in the CR1 register:
 - a) Set the ICIE bit to generate an interrupt after an input capture coming from either the ICAP1 pin or the ICAP2 pin
 - b) Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1pin must be configured as floating input or input with pull-up without interrupt if this configuration is available).

When an input capture occurs:

- ICF*i* bit is set.
- The IC*i*R register contains the value of the free running counter on the active transition on the ICAP*i* pin (see *Figure 33*).
- A timer interrupt is generated if the ICIE bit is set and the I bit is cleared in the CC register. Otherwise, the interrupt remains pending until both conditions become true.

Clearing the input Capture interrupt request (that is, clearing the ICF*i* bit) is done in two steps:

- 1. Reading the SR register while the ICF*i* bit is set.
- 2. An access (read or write) to the ICiLR register.



- Note: 1 After reading the ICiHR register, transfer of input capture data is inhibited and ICFi will never be set until the ICiLR register is also read.
 - 2 The ICiR register contains the free running counter value which corresponds to the most recent input capture.
 - 3 The two input capture functions can be used together even if the timer also uses the two output compare functions.
 - 4 In One Pulse mode and PWM mode only input Capture 2 can be used.
 - 5 The alternate inputs (ICAP1 and ICAP2) are always directly connected to the timer. So any transitions on these pins activates the input capture function. Moreover if one of the ICAPi pins is configured as an input and the second one as an output, an interrupt can be generated if the user toggles the output pin and if the ICIE bit is set. This can be avoided if the input capture function i is disabled by reading the ICiHR (see note 1).
 - 6 The TOF bit can be used with interrupt generation in order to measure events that go beyond the timer range (FFFFh).





Figure 32. Input Capture block diagram

Figure 33. Input Capture timing diagram



1. The rising edge is the active edge.



Output Compare

In this section, the index, *i*, may be 1 or 2 because there are two output compare functions in the 16-bit timer.

This function can be used to control an output waveform or indicate when a period of time has elapsed.

When a match is found between the output Compare register and the free running counter, the output compare function:

- Assigns pins with a programmable value if the OC*i*E bit is set
- Sets a flag in the status register
- Generates an interrupt if enabled

Two 16-bit registers output Compare register 1 (OC1R) and output Compare register 2 (OC2R) contain the value to be compared to the counter register each timer clock cycle.

Table 20. OC/R register

	MS Byte	LS Byte
OC <i>i</i> R	OC <i>i</i> HR	OC <i>i</i> LR

These registers are readable and writable and are not affected by the timer hardware. A reset event changes the OC_iR value to 8000h.

Timing resolution is one count of the free running counter: (f_{CPU/CC[1:0]}).

Procedure

To use the output compare function, select the following in the CR2 register:

- 1. Set the OC*i*E bit if an output is needed then the OCMP*i* pin is dedicated to the output compare *i* signal.
- 2. Select the timer clock (CC[1:0]) (see Table 24).
- 3. Select the following in the CR1 register:
 - a) Select the OLVL*i* bit to applied to the OCMP*i* pins after the match occurs.
 - b) Set the OCIE bit to generate an interrupt if it is needed.

When a match is found between OCiR register and CR register:

- OCF*i* bit is set.
- The OCMP*i* pin takes OLVL*i* bit value (OCMP*i* pin latch is forced low during reset).
- A timer interrupt is generated if the OCIE bit is set in the CR1 register and the I bit is cleared in the CC register (CC).

The OC_iR register value required for a specific timing application can be calculated using the following formula:

$$\Delta \text{ OC} i \text{R} = \frac{\Delta t * f_{\text{CPU}}}{\text{PRESC}}$$

Where:

 Δt = Output compare period (in seconds)

f_{CPU} = CPU clock frequency (in hertz)



PRESC= Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see *Table 24*) If the timer clock is an external clock, the formula is:

$$\Delta \text{ OC}i\text{R} = \Delta t \star f_{\text{EXT}}$$

Where:

 Δt = Output compare period (in seconds)

f_{EXT} = External timer clock frequency (in hertz)

Clearing the output compare interrupt request (that is, clearing the OCF*i* bit) is done by:

- 1. Reading the SR register while the OCF*i* bit is set.
- 2. An access (read or write) to the OC*i*LR register.

The following procedure is recommended to prevent the OCF*i* bit from being set between the time it is read and the write to the OC*i*R register:

- Write to the OC*i*HR register (further compares are inhibited).
- Read the SR register (first step of the clearance of the OCF*i* bit, which may be already set).
- Write to the OC*i*LR register (enables the output compare function and clears the OCF*i* bit).
- Note: 1 After a processor write cycle to the OCiHR register, the output compare function is inhibited until the OCiLR register is also written.
 - 2 If the OCiE bit is not set, the OCMPi pin is a general I/O port and the OLVLi bit will not appear when a match is found but an interrupt could be generated if the OCIE bit is set.
 - 3 In both internal and external clock modes, OCFi and OCMPi are set while the counter value equals the OCiR register value (see Figure 35 on page 67 for an example with f_{CPU}/2 and Figure 36 on page 67 for an example with f_{CPU}/4). This behavior is the same in OPM or PWM mode.
 - 4 The output compare functions can be used both for generating external events on the OCMPi pins even if the input capture mode is also used.
 - 5 The value in the 16-bit OC_iR register and the OLVi bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout.

Forced Compare output capability

When the FOLV*i* bit is set by software, the OLVL*i* bit is copied to the OCMP*i* pin. The OLV*i* bit has to be toggled in order to toggle the OCMP*i* pin when it is enabled (OC*i*E bit = 1). The OCF*i* bit is then not set by hardware, and thus no interrupt request is generated.

The FOLVL*i* bits have no effect in both One Pulse mode and PWM mode.







Figure 34. Output Compare block diagram







Figure 36. Output Compare timing diagram, $f_{timeR} = f_{CPU}/4$



One Pulse mode

One Pulse mode enables the generation of a pulse when an external event occurs. This mode is selected via the OPM bit in the CR2 register.


The One Pulse mode uses the input Capture1 function and the output Compare1 function.

Procedure

To use One Pulse mode:

- 1. Load the OC1R register with the value corresponding to the length of the pulse (see the formula in the opposite column).
- 2. Select the following in the CR1 register:
 - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after the pulse.
 - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin during the pulse.
 - Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1 pin must be configured as floating input).
- 3. Select the following in the CR2 register:
 - Set the OC1E bit, the OCMP1 pin is then dedicated to the output Compare 1 function.
 - Set the OPM bit.
 - Select the timer clock CC[1:0] (see *Table 24*).

Figure 37. One Pulse mode cycle



Then, on a valid event on the ICAP1 pin, the counter is initialized to FFFCh and OLVL2 bit is loaded on the OCMP1 pin, the ICF1 bit is set and the value FFFDh is loaded in the IC1R register.

Because the ICF1 bit is set when an active edge occurs, an interrupt can be generated if the ICIE bit is set.

Clearing the input Capture interrupt request (that is, clearing the ICF*i* bit) is done in two steps:

- 1. Reading the SR register while the ICF*i* bit is set.
- 2. An access (read or write) to the IC*i*LR register.



The OC1R register value required for a specific timing application can be calculated using the following formula:

$$OCiR Value = \frac{t \cdot f_{CPU}}{PRESC} - 5$$

Where:

t = Pulse period (in seconds)

f_{CPU} = CPU clock frequency (in hertz)

PRESC= Timer prescaler factor (2, 4 or 8 depending on the CC[1:0] bits, see Table 24)

If the timer clock is an external clock the formula is:

 $OC_{iR} = t * f_{EXT} - 5$


Where:


t = Pulse period (in seconds)

f_{EXT} = External timer clock frequency (in hertz)

When the value of the counter is equal to the value of the contents of the OC1R register, the OLVL1 bit is output on the OCMP1 pin, (See *Figure 38*).

- Note: 1 The OCF1 bit cannot be set by hardware in One Pulse mode but the OCF2 bit can generate an output Compare interrupt.
 - 2 When the Pulse Width Modulation (PWM) and One Pulse mode (OPM) bits are both set, the PWM mode is the only active one.
 - 3 If OLVL1 = OLVL2 a continuous signal will be seen on the OCMP1 pin.
 - 4 The ICAP1 pin can not be used to perform input capture. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each time a valid edge occurs on the ICAP1 pin and ICF1 can also generates interrupt if ICIE is set.
 - 5 When One Pulse mode is used OC1R is dedicated to this mode. Nevertheless OC2R and OCF2 can be used to indicate a period of time has been elapsed but cannot generate an output waveform because the level OLVL2 is dedicated to the One Pulse mode.





1. IEDG1 = 1, OC1R = 2ED0h, OLVL1 = 0, OLVL2 = 1






Figure 39. Pulse Width modulation mode timing with 2 output Compare functions

1. OC1R = 2ED0h, OC2R = 34E2, OLVL1 = 0, OLVL2 = 1

On timers with only one output Compare register, a fixed frequency PWM signal can be generated using the output compare and the counter overflow to define the pulse length.

Pulse width modulation mode

Pulse width modulation (PWM) mode enables the generation of a signal with a frequency and pulse length determined by the value of the OC1R and OC2R registers.

Pulse Width Modulation mode uses the complete output Compare 1 function plus the OC2R register, and so this functionality can not be used when PWM mode is activated.


In PWM mode, double buffering is implemented on the output compare registers. Any new values written in the OC1R and OC2R registers are taken into account only at the end of the PWM period (OC2) to avoid spikes on the PWM output pin (OCMP1).


Procedure

To use Pulse Width Modulation mode:

- 1. Load the OC2R register with the value corresponding to the period of the signal using the formula in the opposite column.
- 2. Load the OC1R register with the value corresponding to the period of the pulse if (OLVL1 = 0 and OLVL2 = 1) using the formula in the opposite column.
- 3. Select the following in the CR1 register:
 - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC1R register.
 - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin after a successful comparison with the OC2R register.
- 4. Select the following in the CR2 register:
 - Set OC1E bit: the OCMP1 pin is then dedicated to the output compare 1 function.
 - Set the PWM bit.
 - Select the timer clock (CC[1:0]) (see *Table 24*).







If OLVL1 = 1 and OLVL2 = 0 the length of the positive pulse is the difference between the OC2R and OC1R registers.

If OLVL1 = OLVL2 a continuous signal will be seen on the OCMP1 pin.

The OC_iR register value required for a specific timing application can be calculated using the following formula:

$$OCiR Value = \frac{t \cdot f_{CPU}}{PRESC} - 5$$

Where:

t = Signal or pulse period (in seconds)

 $f_{CPU} = CPU$ clock frequency (in hertz)

PRESC= Timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see Table 24)

If the timer clock is an external clock the formula is:

 $OCIR = t * f_{EXT} - 5$

Where:

t = Signal or pulse period (in seconds)

f_{EXT} = External timer clock frequency (in hertz)

The output Compare 2 event causes the counter to be initialized to FFFCh (See Figure 39)

- Note: 1 After a write instruction to the OCiHR register, the output compare function is inhibited until the OCiLR register is also written.
 - 2 The OCF1 and OCF2 bits cannot be set by hardware in PWM mode therefore the output Compare interrupt is inhibited.
 - 3 The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce a timer interrupt if the ICIE bit is set and the I bit is cleared.
 - 4 In PWM mode the ICAP1 pin can not be used to perform input capture because it is disconnected to the timer. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each period and ICF1 can also generates interrupt if ICIE is set.
 - 5 When the Pulse Width Modulation (PWM) and One Pulse mode (OPM) bits are both set, the PWM mode is the only active one.



11.2.4 Low power modes

Table 21. Low power modes

Mode	Description
WAIT	No effect on 16-bit Timer. Timer interrupts cause the device to exit from Wait mode.
HALT	16-bit Timer registers are frozen. In Halt mode, the counter stops counting until Halt mode is exited. Counting resumes from the previous count when the MCU is woken up by an interrupt with "exit from Halt mode" capability or from the counter reset value when the MCU is woken up by a RESET. If an input capture event occurs on the ICAP <i>i</i> pin, the input capture detection circuitry is armed. Consequently, when the MCU is woken up by an interrupt with "exit from Halt mode" capability, the ICF <i>i</i> bit is set, and the counter value present when exiting from Halt mode is captured into the IC <i>i</i> R register.

11.2.5 Interrupts

The 16-bit Timer interrupt events are connected to the same interrupt vector (see Interrupts chapter). These events generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

Table 22. Interrupts

Interrupt Event	Event flag	Enable Control bit	Exit from Wait	Exit from Halt
Input Capture 1 event/Counter reset in PWM mode	ICF1	ICIE	Yes	No
Input Capture 2 event	ICF2	ICIE		
Output Compare 1 event (not available in PWM mode)	OCF1	OCIE		
Output Compare 2 event (not available in PWM mode)	OCF2	OCIE		
Timer Overflow event	TOF	TOIE		

11.2.6 Summary of timer modes

Table 23.Summary of timer modes

	Timer Resources					
Modes	Input Capture 1	Input Capture 2	Output Compare 1	Output Compare 2		
Input Capture (1 and/or 2)	Yes	Yes	Yes	Yes		
Output Compare (1 and/or 2)	165	165	165			
One Pulse mode	No	Not recommended ⁽¹⁾	No	Partially ⁽²⁾		
PWM mode	INO	Not recommended ⁽³⁾	NO	No		

1. See note 4 in *Section : One Pulse mode*.

2. See note 5 in *Section : One Pulse mode*.

3. See note 4 in Section : Pulse width modulation mode.



11.2.7 **Register description**

Each Timer is associated with three control and status registers, and with six pairs of data registers (16-bit values) relating to the two input captures, the two output compares, the counter and the alternate counter.

Control register 1 (CR1)

Reset value: 0000 0000 (00h)

/							0		
ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1		
Read/write									

7 ICIE input Capture Interrupt Enable.

0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is set.

6 OCIE output Compare Interrupt Enable.

0: Interrupt is inhibited.

1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register is set.

- 5 **TOIE** *Timer Overflow Interrupt Enable.*
 - 0: Interrupt is inhibited.

1: A timer interrupt is enabled whenever the TOF bit of the SR register is set.

- 4 FOLV2 Forced output Compare 2.
 - This bit is set and cleared by software.

0: No effect on the OCMP2 pin.

1:Forces the OLVL2 bit to be copied to the OCMP2 pin, if the OC2E bit is set and even if there is no successful comparison.

3 FOLV1 Forced output Compare 1. This bit is set and cleared by software. 0: No effect on the OCMP1 pin.

1: Forces OLVL1 to be copied to the OCMP1 pin, if the OC1E bit is set and even if there is no successful comparison.

- 2 OLVL2 output Level 2. This bit is copied to the OCMP2 pin whenever a successful comparison occurs with the OC2R register and OCxE is set in the CR2 register. This value is copied to the OCMP1 pin in One Pulse mode and Pulse Width Modulation mode.
- IEDG1 input Edge 1. 1 This bit determines which type of level transition on the ICAP1 pin will trigger the capture.

0: A falling edge triggers the capture.

1: A rising edge triggers the capture.

0 OLVL1 output Level 1. The OLVL1 bit is copied to the OCMP1 pin whenever a successful comparison occurs with the OC1R register and the OC1E bit is set in the CR2 register.



Control register 2 (CR2)

Reset value: 0000 0000 (00h)

7							0		
OC1E	OC2E	ОРМ	PWM	CC1	CC0	IEDG2	EXEDG		
Read/write									

7 OC1E output Compare 1 Pin Enable.

This bit is used only to output the signal from the timer on the OCMP1 pin (OLV1 in output Compare mode, both OLV1 and OLV2 in PWM and one-pulse mode). Whatever the value of the OC1E bit, the output Compare 1 function of the timer remains active.

0: OCMP1 pin alternate function disabled (I/O pin free for general-purpose I/O).

- 1: OCMP1 pin alternate function enabled.
- 6 **OC2E** output *Compare 2 Pin Enable.*

This bit is used only to output the signal from the timer on the OCMP2 pin (OLV2 in output Compare mode). Whatever the value of the OC2E bit, the output Compare 2 function of the timer remains active.

0: OCMP2 pin alternate function disabled (I/O pin free for general-purpose I/O).

1: OCMP2 pin alternate function enabled.

5 **OPM** One Pulse mode.

0: One Pulse mode is not active.

1: One Pulse mode is active, the ICAP1 pin can be used to trigger one pulse on the OCMP1 pin; the active transition is given by the IEDG1 bit. The length of the generated pulse depends on the contents of the OC1R register.

4 PWM Pulse Width Modulation.

0: PWM mode is not active.

1: PWM mode is active, the OCMP1 pin outputs a programmable cyclic signal; the length of the pulse depends on the value of OC1R register; the period depends on the value of OC2R register.

[3:2] **CC[1:0]** Clock Control.

The timer clock mode depends on these bits (see *Table 24*). If the external clock pin is not available, programming the external clock configuration stops the counter.

1 IEDG2 input Edge 2.

This bit determines which type of level transition on the ICAP2 pin will trigger the capture.

0: A falling edge triggers the capture.

1: A rising edge triggers the capture.

0 **EXEDG** *External Clock Edge.* This bit determines which type of level transition on the external clock pin

EXTCLK will trigger the counter register.

0: A falling edge triggers the counter register.

1: A rising edge triggers the counter register.



Timer clock	CC1	CC0
f _{CPU} / 4	0	0
f _{CPU} / 2		1
f _{CPU} / 8	1	0
External Clock (where available)		1

Table 24. Clock Control bits

Control/status register (CSR)

Reset value: xxxx x0xx (xxh)

7	6	5	4	3			0
ICF1	OCF1	TOF	ICF2	OCF2	TIMD	0	0
	Read only						

7 ICF1 input Capture Flag 1.

0: No input capture (reset value).

1: An input capture has occurred on the ICAP1 pin or the counter has reached the OC2R value in PWM mode. To clear this bit, first read the SR register, then read or write the low byte of the IC1R (IC1LR) register.

- 6 OCF1 output Compare Flag 1.
 - 0: No match (reset value).

1: The content of the free running counter has matched the content of the OC1R register. To clear this bit, first read the SR register, then read or write the low byte of the OC1R (OC1LR) register.

5 TOF Timer Overflow Flag.

0: No timer overflow (reset value).

1:The free running counter rolled over from FFFFh to 0000h. To clear this bit, first read the SR register, then read or write the low byte of the CR (CLR) register. *Note: Reading or writing the ACLR register does not clear TOF.*

4 **ICF2** input Capture Flag 2.

0: No input capture (reset value).

1: An input capture has occurred on the ICAP2 pin. To clear this bit, first read the SR register, then read or write the low byte of the IC2R (IC2LR) register.



- 3 OCF2 output Compare Flag 2.
 - 0: No match (reset value).

1: The content of the free running counter has matched the content of the OC2R register. To clear this bit, first read the SR register, then read or write the low byte of the OC2R (OC2LR) register.

2 TIMD Timer disable.

This bit is set and cleared by software. When set, it freezes the timer prescaler and counter and disabled the output functions (OCMP1 and OCMP2 pins) to reduce power consumption. Access to the timer registers is still available, allowing the timer configuration to be changed, or the counter reset, while it is disabled. 0: Timer enabled

- 1: Timer prescaler, counter and outputs disabled
- [1:0] Reserved, must be kept cleared.

Input Capture 1 High register (IC1HR)

Reset value: Undefined

This is an 8-bit read only register that contains the high part of the counter value (transferred by the input capture 1 event).

7							0		
MSB							LSB		
Read only									

Input Capture 1 Low register (IC1LR)

Reset value: Undefined

This is an 8-bit read only register that contains the low part of the counter value (transferred by the input capture 1 event).

7							0	
MSB							LSB	
Read only								

Output Compare 1 High register (OC1HR)

Reset value: 1000 0000 (80h)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.

7							0	
MSB							LSB	
Read/write								

Output Compare 1 Low register (OC1LR)

Reset value: 0000 0000 (00h)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.

76/186



7							0	
MSB							LSB	
Read/write								

Output Compare 2 High register (OC2HR)

Reset value: 1000 0000 (80h)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.

7							0		
MSB							LSB		
Read/write									

Output Compare 2 Low register (OC2LR)

Reset value: 0000 0000 (00h)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.

7							0	
MSB							LSB	
Read/write								

Counter High register (CHR)

Reset value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.

7							0		
MSB							LSB		
Read only									

Counter Low register (CLR)

Reset value: 1111 1100 (FCh)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after accessing the CSR register clears the TOF bit.

7					0
MSB					LSB
		Read	d only		

Alternate Counter High register (ACHR)

Reset value: 1111 1111 (FFh)

This is an 8-bit register that contains the high part of the counter value.



7							0		
MSB							LSB		
	Read only								

Alternate Counter Low register (ACLR)

Reset value: 1111 1100 (FCh)

This is an 8-bit register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after an access to CSR register does not clear the TOF bit in the CSR register.

7							0	
MSB							LSB	
	Read only							

Input Capture 2 High register (IC2HR)

Reset value: Undefined


This is an 8-bit read only register that contains the high part of the counter value (transferred by the input Capture 2 event).

7					0
MSB					LSB
		Read	d only		

Input Capture 2 Low register (IC2LR)

Reset value: Undefined

This is an 8-bit read only register that contains the low part of the counter value (transferred by the input Capture 2 event).





Address (Hex.)	Register label	7	6	5	4	3	2	1	0
11	CR2	OC1E	OC2E	OPM	PWM	CC1	CC0	IEDG2	EXEDG
	Reset value	0	0	0	0	0	0	0	0
12	CR1	ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1
	Reset value	0	0	0	0	0	0	0	0
13	CSR	ICF1	OCF1	TOF	ICF2	OCF2	TIMD	0	0
	Reset value	0	0	0	0	0	0	0	0
14	IC1HR Reset value	MSB							LSB
15	IC1LR Reset value	MSB							LSB
16	OC1HR Reset value	MSB 1	- 0	- 0	- 0	- 0	- 0	- 0	LSB 0
17	OC1LR	MSB	-	-	-	-	-	-	LSB
	Reset value	0	0	0	0	0	0	0	0
18	CHR	MSB	-	-	-	-	-	-	LSB
	Reset value	1	1	1	1	1	1	1	1
19	CLR	MSB	-	-	-	-	-	-	LSB
	Reset value	1	1	1	1	1	1	0	0
1A	ACHR	MSB	-	-	-	-	-	-	LSB
	Reset value	1	1	1	1	1	1	1	1
1B	ACLR	MSB	-	-	-	-	-	-	LSB
	Reset value	1	1	1	1	1	1	0	0
1C	IC2HR Reset value	MSB							LSB
1D	IC2LR Reset value	MSB							LSB
1E	OC2HR	MSB	-	-	-	-	-	-	LSB
	Reset value	1	0	0	0	0	0	0	0
1F	OC2LR	MSB	-	-	-	-	-	-	LSB
	Reset value	0	0	0	0	0	0	0	0

Table 25. 16-bit timer register map and reset values



11.3 Serial communications interface (SCI)

11.3.1 Introduction

The Serial Communications Interface (SCI) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format. The SCI offers a very wide range of baud rates using two baud rate generator systems.

11.3.2 Main features

- Full duplex, asynchronous communications
- NRZ standard format (Mark/Space)
- Independently programmable transmit and receive baud rates up to 250K baud.
- Programmable data word length (8 or 9 bits)
- Receive buffer full, Transmit buffer empty and End of Transmission flags
- Two receiver Wakeup modes:
 - Address bit (MSB)
 - Idle line
- Muting function for multiprocessor configurations
- Separate enable bits for Transmitter and Receiver
- Four error detection flags:
 - Overrun error
 - Noise error
 - Frame error
 - Parity error
- Six interrupt sources with flags:
 - Transmit data register empty
 - Transmission complete
 - Receive data register full
 - Idle line received
 - Overrun error detected
 - Parity error
- Parity control:
 - Transmits parity bit
 - Checks parity of received data byte
- Reduced power consumption mode

11.3.3 General description

The interface is externally connected to another device by two pins (see *Figure 42*):

- TDO: Transmit Data output. When the transmitter and the receiver are disabled, the output pin returns to its I/O port configuration. When the transmitter and/or the receiver are enabled and nothing is to be transmitted, the TDO pin is at high level.
- RDI: Receive Data input is the serial data input. Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.




Through these pins, serial data is transmitted and received as frames comprising:

- An Idle Line prior to transmission or reception
- A start bit
- A data word (8 or 9 bits) least significant bit first
- A Stop bit indicating that the frame is complete.

This interface uses two types of baud rate generator:

• A conventional type for commonly-used baud rates.







11.3.4 Functional description

The block diagram of the Serial Control Interface, is shown in *Figure 41* It contains 6 dedicated registers:

- Two control registers (SCICR1 & SCICR2)
- A status register (SCISR)
- A baud rate register (SCIBRR)

Refer to the register descriptions in Section 11.3.7 for the definitions of each bit.

Serial data format

Word length may be selected as being either 8 or 9 bits by programming the M bit in the SCICR1 register (see *Figure 41*).

The TDO pin is in low state during the start bit.

The TDO pin is in high state during the stop bit.

An Idle character is interpreted as an entire frame of "1"s followed by the start bit of the next frame which contains data.

A Break character is interpreted on receiving "0"s for some multiple of the frame period. At the end of the last break frame the transmitter inserts an extra "1" bit to acknowledge the start bit.

Transmission and reception are driven by their own baud rate generator.

Figure 42. Word length programming

_	9-bit Word length (M bit is set) Data Frame	Possible Parity Bit	Next Data Frame
	Start Bit Bit0 Bit1 Bit2 Bit3 Bit4 Bit5 Bit6	Bit7 Bit8 Sto Bit	p Start Bit
	Idle Frame		Start Bit
	Break Frame		Extra Start '1' Bit
	8-bit Word length (M bit is reset) Data Frame		Next Data Frame
	Start Bit Bit0 Bit1 Bit2 Bit3 Bit4 Bit5 E	Bit6 Bit7 Stop Stop	Start Bit
-	Idle Frame		Start Bit
	Break Frame		xtra Start '1' Bit



Transmitter

The transmitter can send data words of either 8 or 9 bits depending on the M bit status. When the M bit is set, word length is 9 bits and the 9th bit (the MSB) has to be stored in the T8 bit in the SCICR1 register.

Character Transmission

During an SCI transmission, data shifts out least significant bit first on the TDO pin. In this mode, the SCIDR register consists of a buffer (TDR) between the internal bus and the transmit shift register (see *Figure 41*).

Procedure

- 1. Select the M bit to define the word length.
- 2. Select the desired baud rate using the SCIBRR and the SCIETPR registers.
- 3. Set the TE bit to assign the TDO pin to the alternate function and to send a idle frame as first transmission.
- 4. Access the SCISR register and write the data to send in the SCIDR register (this sequence clears the TDRE bit). Repeat this sequence for each data to be transmitted.

Clearing the TDRE bit is always performed by the following software sequence:

- 1. An access to the SCISR register
- 2. A write to the SCIDR register

The TDRE bit is set by hardware and it indicates:

- The TDR register is empty.
- The data transfer is beginning.
- The next data can be written in the SCIDR register without overwriting the previous data.

This flag generates an interrupt if the TIE bit is set and the I bit is cleared in the CC register.

When a transmission is taking place, a write instruction to the SCIDR register stores the data in the TDR register and which is copied in the shift register at the end of the current transmission.

When no transmission is taking place, a write instruction to the SCIDR register places the data directly in the shift register, the data transmission starts, and the TDRE bit is immediately set.

When a frame transmission is complete (after the stop bit or after the break frame) the TC bit is set and an interrupt is generated if the TCIE is set and the I bit is cleared in the CC register.

Clearing the TC bit is performed by the following software sequence:

- 1. An access to the SCISR register
- 2. A write to the SCIDR register

Note: The TDRE and TC bits are cleared by the same software sequence.

Break characters

Setting the SBK bit loads the shift register with a break character. The break frame length depends on the M bit (see *Figure 42*).



As long as the SBK bit is set, the SCI send break frames to the TDO pin. After clearing this bit by software the SCI insert a logic 1 bit at the end of the last break frame to guarantee the recognition of the start bit of the next frame.

Idle characters

Setting the TE bit drives the SCI to send an idle frame before the first data frame.

Clearing and then setting the TE bit during a transmission sends an idle frame after the current word.

Note: Resetting and setting the TE bit causes the data in the TDR register to be lost. Therefore the best time to toggle the TE bit is when the TDRE bit is set i.e. before writing the next byte in the SCIDR.

Receiver

The SCI can receive data words of either 8 or 9 bits. When the M bit is set, word length is 9 bits and the MSB is stored in the R8 bit in the SCICR1 register.

Character reception

During a SCI reception, data shifts in least significant bit first through the RDI pin. In this mode, the SCIDR register consists or a buffer (RDR) between the internal bus and the received shift register (see *Figure 41*).

Procedure

- 1. Select the M bit to define the word length.
- 2. Select the desired baud rate using the SCIBRR and the SCIERPR registers.
- 3. Set the RE bit, this enables the receiver which begins searching for a start bit.

When a character is received:

- The RDRF bit is set. It indicates that the content of the shift register is transferred to the RDR.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CC register.
- The error flags can be set if a frame error, noise or an overrun error has been detected during reception.

Clearing the RDRF bit is performed by the following software sequence done by:

- 1. An access to the SCISR register
- 2. A read to the SCIDR register.

The RDRF bit must be cleared before the end of the reception of the next character to avoid an overrun error.

Break character

When a break character is received, the SCI handles it as a framing error.

Idle character

When a idle frame is detected, there is the same procedure as a data received character plus an interrupt if the ILIE bit is set and the I bit is cleared in the CC register.

Overrun error

An overrun error occurs when a character is received when RDRF has not been reset. Data can not be transferred from the shift register to the RDR register as long as the RDRF bit is not cleared.



When a overrun error occurs:

- The OR bit is set.
- The RDR content will not be lost.
- The shift register will be overwritten.
- An interrupt is generated if the RIE bit is set and the I bit is cleared in the CC register.

The OR bit is reset by an access to the SCISR register followed by a SCIDR register read operation.

Noise error

Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise. Normal data bits are considered valid if three consecutive samples (8th, 9th, 10th) have the same bit value, otherwise the NF flag is set. In the case of start bit detection, the NF flag is set on the basis of an algorithm combining both valid edge detection and three samples (8th, 9th, 10th). Therefore, to prevent the NF flag getting set during start bit reception, there should be a valid edge detection as well as three valid samples.

When noise is detected in a frame:

- The NF flag is set at the rising edge of the RDRF bit.
- Data is transferred from the Shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The NF flag is reset by a SCISR register read operation followed by a SCIDR register read operation.

During reception, if a false start bit is detected (e.g. 8th, 9th, 10th samples are 011,101,110), the frame is discarded and the receiving sequence is not started for this frame. There is no RDRF bit set for this frame and the NF flag is set internally (not accessible to the user). This NF flag is accessible along with the RDRF bit when a next valid frame is received.

Note: If the application Start Bit is not long enough to match the above requirements, then the NF Flag may get set due to the short Start Bit. In this case, the NF flag may be ignored by the application software when the first valid byte is received.

See also Section.

Framing error

A framing error is detected when:

- The stop bit is not recognized on reception at the expected time, following either a de-synchronization or excessive noise.
- A break is received.

When the framing error is detected:

- the FE bit is set by hardware
- Data is transferred from the Shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The FE bit is reset by a SCISR register read operation followed by a SCIDR register read operation.



Baud rate generation

The baud rate for the receiver and transmitter (Rx and Tx) are set independently and calculated as follows:

$$Tx = \frac{f_{CPU}}{(16 \cdot PR) \cdot TR} \qquad Rx = \frac{f_{CPU}}{(16 \cdot PR) \cdot RR}$$

with:

PR = 1, 3, 4 or 13 (see SCP[1:0] bits)

TR = 1, 2, 4, 8, 16, 32, 64,128

(see SCT[2:0] bits)

RR = 1, 2, 4, 8, 16, 32, 64,128

(see SCR[2:0] bits)

All these bits are in the SCIBRR register.

Example: If f_{CPU} is 8 MHz (normal mode) and if PR=13 and TR=RR=1, the transmit and receive baud rates are 38400 baud.

Note: The baud rate registers MUST NOT be changed while the transmitter or the receiver is enabled.

Receiver muting and Wakeup feature

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant SCI service overhead for all non addressed receivers.

The non addressed devices may be placed in sleep mode by means of the muting function.

Setting the RWU bit by software puts the SCI in sleep mode:

All the reception status bits can not be set.

All the receive interrupts are inhibited.

A muted receiver may be awakened by one of the following two ways:

- By Idle Line detection if the WAKE bit is reset,
- By Address Mark detection if the WAKE bit is set.

Receiver wakes-up by Idle Line detection when the Receive line has recognized an Idle Frame. Then the RWU bit is reset by hardware but the IDLE bit is not set.

Receiver wakes-up by Address Mark detection when it received a "1" as the most significant bit of a word, thus indicating that the message is an address. The reception of this particular word wakes up the receiver, resets the RWU bit and sets the RDRF bit, which allows the receiver to receive this word normally and to use it as an address word.

Caution: In Mute mode, do not write to the SCICR2 register. If the SCI is in Mute mode during the read operation (RWU=1) and a address mark wake up event occurs (RWU is reset) before the write operation, the RWU bit will be set again by this write operation. Consequently the address byte is lost and the SCI is not woken up from Mute mode.



Parity control

Parity control (generation of parity bit in transmission and parity checking in reception) can be enabled by setting the PCE bit in the SCICR1 register. Depending on the frame length defined by the M bit, the possible SCI frame formats are as listed in *Table 26*.

Table 26. Frame forn

M bit	PCE bit	SCI frame
0	0	SB 8 bit data STB
0	1	SB 7-bit data PB STB
1	0	SB 9-bit data STB
1	1	SB 8-bit data PB STB

1. SB = Start Bit, STB = Stop Bit, PB = Parity Bit

Note:

In case of wakeup by an address mark, the MSB bit of the data is taken into account and not the parity bit

Even parity: the parity bit is calculated to obtain an even number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Ex: data=00110101; 4 bits set => parity bit will be 0 if even parity is selected (PS bit = 0).

Odd parity: the parity bit is calculated to obtain an odd number of "1s" inside the frame made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Ex: data=00110101; 4 bits set => parity bit will be 1 if odd parity is selected (PS bit = 1).

Transmission mode: If the PCE bit is set then the MSB bit of the data written in the data register is not transmitted but is changed by the parity bit.

Reception mode: If the PCE bit is set then the interface checks if the received data byte has an even number of "1s" if even parity is selected (PS=0) or an odd number of "1s" if odd parity is selected (PS=1). If the parity check fails, the PE flag is set in the SCISR register and an interrupt is generated if PIE is set in the SCICR1 register.

SCI clock tolerance

During reception, each bit is sampled 16 times. The majority of the 8th, 9th and 10th samples is considered as the bit value. For a valid bit detection, all the three samples should have the same value otherwise the noise flag (NF) is set. For example: if the 8th, 9th and 10th samples are 0, 1 and 1 respectively, then the bit value will be "1", but the Noise Flag bit is be set because the three samples values are not the same.

Consequently, the bit length must be long enough so that the 8th, 9th and 10th samples have the desired bit value. This means the clock frequency should not vary more than 6/16 (37.5%) within one bit. The sampling clock is resynchronized at each start bit, so that when receiving 10 bits (one start bit, 1 data byte, 1 stop bit), the clock deviation must not exceed 3.75%.

Note: The internal sampling clock of the microcontroller samples the pin value on every falling edge. Therefore, the internal sampling clock and the time the application expects the sampling to take place may be out of sync. For example: If the baud rate is 15.625 kbaud (bit length is 64μs), then the 8th, 9th and 10th samples will be at 28μs, 32 μs & 36 μs respectively (the first sample starting ideally at 0 μs). But if the falling edge of the internal



clock occurs just before the pin value changes, the samples would then be out of sync by ~4 μ s. This means the entire bit length must be at least 40 μ s (36 μ s for the 10th sample + 4 μ s for synchronization with the internal sampling clock).

Clock deviation causes

The causes which contribute to the total deviation are:

- D_{TRA}: Deviation due to transmitter error (Local oscillator error of the transmitter or the transmitter is transmitting at a different baud rate).
- D_{QUANT}: Error due to the baud rate quantisation of the receiver.
- D_{REC}: Deviation of the local oscillator of the receiver: This deviation can occur during the reception of one complete SCI message assuming that the deviation has been compensated at the beginning of the message.
- D_{TCL}: Deviation due to the transmission line (generally due to the transceivers)

All the deviations of the system should be added and compared to the SCI clock tolerance:

 $D_{TRA} + D_{QUANT} + D_{REC} + D_{TCL} < 3.75\%$

Noise error causes

See also description of Noise error in Section .

Start bit

The noise flag (NF) is set during start bit reception if one of the following conditions occurs:

- 1. A valid falling edge is not detected. A falling edge is considered to be valid if the 3 consecutive samples before the falling edge occurs are detected as '1' and, after the falling edge occurs, during the sampling of the 16 samples, if one of the samples numbered 3, 5 or 7 is detected as a "1".
- 2. During sampling of the 16 samples, if one of the samples numbered 8, 9 or 10 is detected as a "1".

Therefore, a valid Start Bit must satisfy both the above conditions to prevent the Noise Flag getting set.

Data bits

The noise flag (NF) is set during normal data bit reception if the following condition occurs:

• During the sampling of 16 samples, if all three samples numbered 8, 9 and 10 are not the same. The majority of the 8th, 9th and 10th samples is considered as the bit value.

Therefore, a valid Data Bit must have samples 8, 9 and 10 at the same value to prevent the Noise Flag getting set.






Figure 43. Bit sampling in reception mode

11.3.5 Low power modes

Table 27. Low power modes

Mode	Description
WAIT	No effect on SCI. SCI interrupts cause the device to exit from Wait mode.
HALT	SCI registers are frozen. In Halt mode, the SCI stops transmitting/receiving until Halt mode is exited.

11.3.6 Interrupts

Table 28. Interrupts

Interrupt event	Event flag	Enable Control bit	Exit from Wait	Exit from Halt
Transmit Data register Empty	TDRE	TIE	Yes	No
Transmission Complete	тс	TCIE	Yes	No
Received Data Ready to be Read	RDRF	RIE	Yes	No
Overrun Error Detected	OR		Yes	No
Idle Line Detected	IDLE	ILIE	Yes	No
Parity Error	PE	PIE	Yes	No

The SCI interrupt events are connected to the same interrupt vector.

These events generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).



11.3.7 Register description

Status register (SCISR)

Reset value: 1100 0000 (C0h)

7							0			
TDRE	тс	RDRF	IDLE	OR	NF	FE	PE			
			Read only							

7 TDRE Transmit data register empty.

This bit is set by hardware when the content of the TDR register has been transferred into the shift register. An interrupt is generated if the TIE bit=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).

- 0: Data is not transferred to the shift register
- 1: Data is transferred to the shift register
- Note: Data will not be transferred to the shift register unless the TDRE bit is cleared.
- 6 TC Transmission complete.

This bit is set by hardware when transmission of a frame containing Data is complete. An interrupt is generated if TCIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register).

- 0: Transmission is not complete
- 1: Transmission is complete

Note: TC is not set after the transmission of a Preamble or a Break.

5 RDRF Received data ready flag.

This bit is set by hardware when the content of the RDR register has been transferred to the SCIDR register. An interrupt is generated if RIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

- 0: Data is not received
- 1: Received data is ready to be read
- 4 IDLE Idle line detect.

This bit is set by hardware when a Idle Line is detected. An interrupt is generated if the ILIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

- 0: No Idle Line is detected
- 1: Idle Line is detected
- Note: The IDLE bit will not be set again until the RDRF bit has been set itself (i.e. a new idle line occurs).



3 OR Overrun error.

This bit is set by hardware when the word currently being received in the shift register is ready to be transferred into the RDR register while RDRF=1. An interrupt is generated if RIE=1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: No Overrun error

1: Overrun error is detected

- Note: When this bit is set RDR register content will not be lost but the shift register will be overwritten.
- 2 NF Noise flag.

This bit is set by hardware when noise is detected on a received frame. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: No noise is detected

1: Noise is detected

Note: This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt.

1 FE Framing error.

This bit is set by hardware when a de-synchronization, excessive noise or a break character is detected. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register).

0: No Framing error is detected

1: Framing error or break character is detected

- Note: This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt. If the word currently being transferred causes both frame error and overrun error, it will be transferred and only the OR bit will be set.
- 0 PE Parity error.

This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by a software sequence (a read to the status register followed by an access to the SCIDR data register). An interrupt is generated if PIE=1 in the SCICR1 register.

- 0: No parity error
- 1: Parity error



Control register 1 (SCICR1)

Reset value: x000 0000 (x0h)

7							0
R8	Т8	SCID	М	WAKE	PCE	PS	PIE
			Read	/write			

- 7 R8 Receive data bit 8.
 - This bit is used to store the 9th bit of the received word when M=1.
- 6 **T8** *Transmit data bit 8.* This bit is used to store the 9th bit of the transmitted word when M=1.
- 5 SCID Disabled for low power consumption

When this bit is set the SCI prescalers and outputs are stopped and the end of the current byte transfer in order to reduce power consumption. This bit is set and cleared by software.

- 0: SCI enabled
- 1: SCI prescaler and outputs disabled

4 M Word length.

This bit determines the word length. It is set or cleared by software.

- 0: 1 Start bit, 8 Data bits, 1 Stop bit
- 1: 1 Start bit, 9 Data bits, 1 Stop bit
- Note: The M bit must not be modified during a data transfer (both transmission and reception).
- 3 WAKE Wakeup method.

This bit determines the SCI wakeup method, it is set or cleared by software. 0: Idle Line

- 1: Address Mark
- 2 **PCE** Parity control enable.

This bit selects the hardware parity control (generation and detection). When the parity control is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit if M=0) and parity is checked on the received data. This bit is set and cleared by software. Once it is set, PCE is active after the current byte (in reception and in transmission).

- 0: Parity control disabled
- 1: Parity control enabled
- 1 **PS** Parity selection.

This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity will be selected after the current byte.

0: Even parity

- 1: Odd parity
- 0 **PIE** Parity interrupt enable.

This bit enables the interrupt capability of the hardware parity control when a parity error is detected (PE bit set). It is set and cleared by software.

0: Parity error interrupt disabled

1: Parity error interrupt enabled.



Control register 2 (SCICR2)

Reset value: 0000 0000 (00h)

7				1			0		
TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK		
			Read	d/write					
	 7 TIE <i>Transmitter interrupt enable</i>. This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever TDRE=1 in the SCISR register 								
	 6 TCIE <i>Transmission complete interrupt enable</i> This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever TC=1 in the SCISR register 								
	 5 RIE Receiver interrupt enable. This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever OR=1 or RDRF=1 in the SCISR register 								
	TI 0:	IE <i>Idle line ii</i> his bit is set a Interrupt is i An SCI inte	and cleared		ver IDLE=1 in	the SCISR	register.		
	 3 TE Transmitter enable. This bit enables the transmitter. It is set and cleared by software. 0: Transmitter is disabled 1: Transmitter is enabled Note: During transmission, a "0" pulse on the TE bit ("0" followed by "1") sends a preamble (idle line) after the current word. When TE is set there is a 1 bit-time delay before the transmission 								
	starts. Caution: The TDO pin is free for general purpose I/O only when the TE RE bits are both cleared (or if TE is never set).						the TE and		



- 2 RE Receiver enable.
 - This bit enables the receiver. It is set and cleared by software.
 - 0: Receiver is disabled
 - 1: Receiver is enabled and begins searching for a start bit
- 1 RWU Receiver wakeup.

This bit determines if the SCI is in mute mode or not. It is set and cleared by software and can be cleared by hardware when a wakeup sequence is recognized.

- 0: Receiver in Active mode
- 1: Receiver in Mute mode
- Note: Before selecting Mute mode (setting the RWU bit), the SCI must receive some data first, otherwise it cannot function in Mute mode with wakeup by idle line detection.
- 0 SBK Send break.
 - This bit set is used to send break characters. It is set and cleared by software.
 - 0: No break character is transmitted
 - 1: Break characters are transmitted
 - Note: If the SBK bit is set to "1" and then to "0", the transmitter will send a BREAK word at the end of the current word.

Data register (SCIDR)

Reset value: Undefined

This register contains the received or transmitted data character, depending on whether it is read from or written to.

7							0	
DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0	
	Read/write							

The Data register performs a double function (read and write) since it is composed of two registers, one for transmission (TDR) and one for reception (RDR).

The TDR register provides the parallel interface between the internal bus and the output shift register (see *Figure 41*).

The RDR register provides the parallel interface between the input shift register and the internal bus (see *Figure 41*).



Baud Rate register (SCIBRR)

Reset value: 0000 0000 (00h)

7							0	
SCP1	SCP0	SCT2	SCT1	SCT0	SCR2	SCR1	SCR0	
	Read/write							

[7:6] SCP[1:0] First SCI Prescaler

These 2 prescaling bits allow several standard clock division ranges (see *Table 29*).

- [5:3] SCT[2:0] SCI Transmitter rate divisor These 3 bits, in conjunction with the SCP1 & SCP0 bits define the total division applied to the bus clock to yield the transmit rate clock (see Table 30).
- [2:0] SCR[2:0] SCI Receiver rate divisor. These 3 bits, in conjunction with the SCP[1:0] bits define the total division applied to the bus clock to yield the receive rate clock (see *Table 31*).

Table 29. Prescaling factors

PR prescaling factor	SCP1	SCP0
1	0	0
3	0	1
4	1	0
13	1	1

Table 30.TR dividing factors

TR dividing factor	SCT2	SCT1	SCT0
1	0	0	0
2	0	0	1
4	0	1	0
8	0	1	1
16	1	0	0
32	1	0	1
64	1	1	0
128	1	1	1

Table 31. RR dividing factor

RR dividing factor	SCR2	SCR1	SCR0
1	0	0	0
2	0	0	1
4	0	1	0



RR dividing factor	SCR2	SCR1	SCR0
8	0	1	1
16	1	0	0
32	1	0	1
64	1	1	0
128	1	1	1

Table 31.RR dividing factor

 Table 32.
 SCI register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
20	SCISR	TDRE	тс	RDRF	IDLE	OR	NF	FE	PE
20	Reset value	1	1	0	0	0	0	0	0
21	SCIDR	DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0
21	Reset value	х	х	х	х	х	х	х	х
22	SCIBRR	SCP1	SCP0	SCT2	SCT1	SCT0	SCR2	SCR1	SCR0
22	Reset value	0	0	х	х	х	х	х	х
23	SCICR1	R8	Т8	SCID	М	WAKE	PCE	PS	PIE
23	Reset value	х	х	0	х	х	0	0	0
24	SCICR2	TIE	TCIE	RIE	ILIE	TE	RE	RWU	SBK
24	Reset value	0	0	0	0	0	0	0	0



11.4 USB interface (USB)

11.4.1 Introduction

The USB Interface implements a low-speed function interface between the USB and the ST7 microcontroller. It is a highly integrated circuit which includes the transceiver, 3.3 voltage regulator, SIE and DMA. No external components are needed apart from the external pull-up on USBDM for low speed recognition by the USB host. The use of DMA architecture allows the endpoint definition to be completely flexible. Endpoints can be configured by software as in or out.

11.4.2 Main features

- USB Specification Version 1.1 Compliant
- Supports Low-Speed USB Protocol
- Two or Three Endpoints (including default one) depending on the device (see device feature list and register map)
- CRC generation/checking, NRZI encoding/decoding and bit-stuffing
- USB Suspend/Resume operations
- DMA Data transfers
- On-Chip 3.3 V Regulator
- On-Chip USB Transceiver

11.4.3 Functional description

The block diagram in Figure 44, gives an overview of the USB interface hardware.

For general information on the USB, refer to the "Universal Serial Bus Specifications" document available at http://:www.usb.org.

Serial interface engine

The SIE (Serial Interface Engine) interfaces with the USB, via the transceiver.

The SIE processes tokens, handles data transmission/reception, and handshaking as required by the USB standard. It also performs frame formatting, including CRC generation and checking.

Endpoints

The Endpoint registers indicate if the microcontroller is ready to transmit/receive, and how many bytes need to be transmitted.

DMA


When a token for a valid Endpoint is recognized by the USB interface, the related data transfer takes place, using DMA. At the end of the transaction, an interrupt is generated.

Interrupts

By reading the Interrupt Status register, application software can know which USB event has occurred.



Figure 44. USB block diagram



11.4.4 Register description

DMA Address register (DMAR)

Reset value: undefined

7							0	
DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8	
	Read.write							


[7:0] **DA[15:8]** *DMA* address bits 15-8.

Software must write the start address of the DMA memory area whose most significant bits are given by DA15-DA6. The remaining 6 address bits are set by hardware. See the description of the IDR register and *Figure 45*.



Interrupt/DMA register (IDR)

Reset value: xxxx 0000 (x0h)



[7:6] **DA[7:6**] *DMA* address bits 7-6.

Software must reset these bits. See the description of the DMAR register and *Figure 45*.

- [5:4] **EP[1:0]** *Endpoint number* (read-only). These bits identify the endpoint which required attention.
 - 00: Endpoint 0
 - 01: Endpoint 1
 - 10: Endpoint 2

When a CTR interrupt occurs (see register ISTR) the software should read the EP bits to identify the endpoint which has sent or received a packet.

[3:0] CNT[3:0] Byte count (read only). This field shows how many data bytes have been received during the last data reception.

Note: Not valid for data transmission.

Figure 45. DMA buffers

101111	Endpoint 2 TX	
101000 100000	Endpoint 2 RX	
011111 011000	Endpoint 1 TX	
010111 010000	Endpoint 1 RX	
001111 001000	Endpoint 0 TX	
000111 DA15-6,000000 000000	Endpoint 0 RX	



PID register (PIDR)

Reset value: xx00 0000 (x0h)

7							0
TP3	TP2	0	0	0	RX_ SEZ	RXD	0
Read only							

- [7:6] **TP[3:2]** Token PID bits 3 & 2.
 - USB token PIDs are encoded in four bits. **TP[3:2]** correspond to the variable token PID bits 3 & 2.

: PID bits 1 & 0 have a fixed value of 01.

- Note: When a CTR interrupt occurs (see register ISTR) the software should read the TP3 and TP2 bits to retrieve the PID name of the token received. The USB standard defines TP bits (see Table 33).
- [5:3] Reserved. Forced by hardware to 0.
 - 2 **RX_SEZ** Received single-ended zero
 - This bit indicates the status of the RX_SEZ transceiver output.
 - 0: No SE0 (single-ended zero) state
 - 1: USB lines are in SE0 (single-ended zero) state
 - 1 RXD Received data
 - 0: No K-state
 - 1: USB lines are in K-state

This bit indicates the status of the RXD transceiver output (differential receiver output).

If the environment is noisy, the RX_SEZ and RXD bits can be used to secure the application. By interpreting the status, software can distinguish a valid End Suspend event from a spurious wakeup due to noise on the external USB line. A valid End Suspend is followed by a Resume or Reset sequence. A Resume is indicated by RXD=1, a Reset is indicated by RX_SEZ=1.

0 Reserved. Forced by hardware to 0.

ТР3	TP2	PID Name
0	0	OUT
1	0	IN
1	1	SETUP

Table 33. TP bit definition



Interrupt Status register (ISTR)

Reset value: 0000 0000 (00h)

7							0
SUSP	DOVR	CTR	ERR	IOVR	ESUSP	RESET	SOF
Read.write							

When an interrupt occurs these bits are set by hardware. Software must read them to determine the interrupt type and clear them after servicing.

- Note: These bits cannot be set by software.
 - 7 SUSP Suspend mode request.

This bit is set by hardware when a constant idle state is present on the bus line for more than 3 ms, indicating a suspend mode request from the USB bus. The suspend request check is active immediately after each USB reset event and its disabled by hardware when suspend mode is forced (FSUSP bit of CTLR register) until the end of resume sequence.

6 DOVR DMA over/underrun.

This bit is set by hardware if the ST7 processor can't answer a DMA request in time.

0: No over/underrun detected

- 1: Over/underrun detected
- 5 CTR Correct Transfer. This bit is set by hardware when a correct transfer operation is performed. The type of transfer can be determined by looking at bits TP3-TP2 in register PIDR. The Endpoint on which the transfer was made is identified by bits EP1-EP0 in register IDR.

0: No Correct Transfer detected

- 1: Correct Transfer detected
- Note: A transfer where the device sent a NAK or STALL handshake is considered not correct (the host only sends ACK handshakes). A transfer is considered correct if there are no errors in the PID and CRC fields, if the DATA0/DATA1 PID is sent as expected, if there were no data overruns, bit stuffing or framing errors.
- 4 ERR Error.

This bit is set by hardware whenever one of the errors listed below has occurred: 0: No error detected

1: Timeout, CRC, bit stuffing or nonstandard framing error detected

- 3 **IOVR** *Interrupt overrun.* This bit is set when hardware tries to set ERR, or SOF before they have been cleared by software.
 - 0: No overrun detected
 - 1: Overrun detected



2 **ESUSP** *End suspend mode*.

This bit is set by hardware when, during suspend mode, activity is detected that wakes the USB interface up from suspend mode.


This interrupt is serviced by a specific vector, in order to wake up the ST7 from Halt mode.

- 0: No End Suspend detected
- 1: End Suspend detected
- 1 RESET USB reset.
 - This bit is set by hardware when the USB reset sequence is detected on the bus. 0: No USB reset signal detected
 - 1: USB reset signal detected
 - Note: The DADDR, EPORA, EPORB, EP1RA, EP1RB, EP2RA and EP2RB registers are reset by a USB reset.
- 0 SOF Start of frame.
 - This bit is set by hardware when a low-speed SOF indication (keep-alive strobe) is seen on the USB bus. It is also issued at the end of a resume sequence.
 - 0: No SOF signal detected
 - 1: SOF signal detected
- Note: To avoid spurious clearing of some bits, it is recommended to clear them using a load instruction where all bits which must not be altered are set, and all bits to be cleared are reset. Avoid read-modify-write instructions like AND, XOR.

Interrupt Mask register (IMR)

These bits are mask bits for all interrupt condition bits included in the ISTR. Whenever one of the IMR bits is set, if the corresponding ISTR bit is set, and the I bit in the CC register is cleared, an interrupt request is generated. For an explanation of each bit, please refer to the corresponding bit description in ISTR.


Reset value: 0000 0000 (00h)





Control register (CTLR)

Reset value: 0000 0110 (06h)



- [7:4] Reserved. Forced by hardware to 0.
 - 3 **RESUME** *Resume*.
 - This bit is set by software to wakeup the Host when the ST7 is in suspend mode.
 - 0: Resume signal not forced
 - 1: Resume signal forced on the USB bus.
 - Software should clear this bit after the appropriate delay.
 - 2 PDWN Power down.
 - This bit is set by software to turn off the 3.3 V on-chip voltage regulator that supplies the external pull-up resistor and the transceiver.
 - 0: Voltage regulator on
 - 1: Voltage regulator off
 - Note: After turning on the voltage regulator, software should allow at least 3 µs for stabilization of the power supply before using the USB interface.
 - 1 **FSUSP** Force suspend mode.

This bit is set by software to enter Suspend mode. The ST7 should also be halted allowing at least 600 ns before issuing the HALT instruction.

- 0: Suspend mode inactive
- 1: Suspend mode active

When the hardware detects USB activity, it resets this bit (it can also be reset by software).

0 FRES Force reset.

This bit is set by software to force a reset of the USB interface, just as if a RESET sequence came from the USB.

- 0: Reset not forced
- 1: USB interface reset forced.

The USB is held in RESET state until software clears this bit, at which point a "USB-RESET" interrupt will be generated if enabled.

Device Address register (DADDR)

Reset value: 0000 0000 (00h)

7							0		
0	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0		
	Read.write								

- 7 Reserved. Forced by hardware to 0.
- [6:0] ADD[6:0] Device address, 7 bits.

Software must write into this register the address sent by the host during enumeration.

Note: This register is also reset when a USB reset is received from the USB bus or forced through bit FRES in the CTLR register.



Endpoint n register A (EPnRA)

These registers (EP0RA, EP1RA and EP2RA) are used for controlling data transmission. They are also reset by the USB bus reset.

Note: Endpoint 2 and the EP2RA register are not available on some devices (see device feature list and register map).

Reset value: 0000 xxxx (0xh)

7							0	
ST_ OUT	DTOG _TX	STAT _TX1	STAT _TX0	TBC3	TBC2	TBC1	TBC0	
	Read.write							

7 ST_OUT Status out.

This bit is set by software to indicate that a status out packet is expected: in this case, all nonzero OUT data transfers on the endpoint are STALLed instead of being ACKed. When ST_OUT is reset, OUT transactions can have any number of bytes, as needed.

6 **DTOG_TX** Data Toggle, for transmission transfers.

It contains the required value of the toggle bit (0=DATA0, 1=DATA1) for the next transmitted data packet. This bit is set by hardware at the reception of a SETUP PID. DTOG_TX toggles only when the transmitter has received the ACK signal from the USB host. DTOG_TX and also DTOG_RX (see EPnRB) are normally updated by hardware, at the receipt of a relevant PID. They can be also written by software.

[5:4] STAT_TX[1:0] Status bits, for transmission transfers. These bits contain the information about the endpoint status, which are listed in Table 34.

These bits are written by software. Hardware sets the STAT_TX bits to NAK when a correct transfer has occurred (CTR=1) related to a IN or SETUP transaction addressed to this endpoint; this allows the software to prepare the next set of data to be transmitted.

[3:0] **TBC[3:0]** *Transmit byte count for Endpoint n.* Before transmission, after filling the transmit buffer, software must write in the TBC field the transmit packet size expressed in bytes (in the range 0-8).

Caution: Any value outside the range 0-8 willinduce undesired effects (such as continuous data transmission).

Table 34. STAT_TX bit definition

STAT_TX1	STAT_TX0	Meaning
0	0	DISABLED: transmission transfers cannot be executed.
0	1	STALL : the endpoint is stalled and all transmission requests result in a STALL handshake.
1	0	NAK : the endpoint is naked and all transmission requests result in a NAK handshake.
1	1	VALID: this endpoint is enabled for transmission.



Endpoint n register B (EPnRB)

These registers (EP1RB and EP2RB) are used for controlling data reception on Endpoints 1 and 2. They are also reset by the USB bus reset.

Note: Endpoint 2 and the EP2RB register are not available on some devices (see device feature list and register map).

Reset value: 0000 xxxx (0xh)

7							0
CTRL	DTOG _RX	STAT _RX1	STAT _RX0	EA3	EA2	EA1	EA0
			Read.write				

7 CTRL Control.

This bit should be 0.

Note: If this bit is 1, the Endpoint is a control endpoint. (Endpoint 0 is always a control Endpoint, but it is possible to have more than one control Endpoint).

6 DTOG_RX Data toggle, for reception transfers.

It contains the expected value of the toggle bit (0=DATA0, 1=DATA1) for the next data packet. This bit is cleared by hardware in the first stage (Setup Stage) of a control transfer (SETUP transactions start always with DATA0 PID). The receiver toggles DTOG_RX only if it receives a correct data packet and the packet's data PID matches the receiver sequence bit.

[5:4] STAT_RX [1:0] Status bits, for reception transfers.

These bits contain the information about the endpoint status, which are listed in *Table 35*.

These bits are written by software. Hardware sets the STAT_RX bits to NAK when a correct transfer has occurred (CTR=1) related to an OUT or SETUP transaction addressed to this endpoint, so the software has the time to elaborate the received data before acknowledging a new transaction.

[3:0] **EA[3:0**] Endpoint address.

Software must write in this field the 4-bit address used to identify the transactions directed to this endpoint. Usually EP1RB contains "0001" and EP2RB contains "0010".

Table 35. STAT_RX bit definition


STAT_RX1	STAT_RX0	Meaning
0	0	DISABLED : reception transfers cannot be executed.
0	1	STALL: the endpoint is stalled and all reception requests result in a STALL handshake.
1	0	NAK : the endpoint is naked and all reception requests result in a NAK handshake.
1	1	VALID: this endpoint is enabled for reception.



Endpoint 0 register B (EP0RB)

This register is used for controlling data reception on Endpoint 0. It is also reset by the USB bus reset.

Reset value: 1000 0000 (80h)



- 7 Forced by hardware to 1.
- [6:4] Refer to the EPnRB register for a description of these bits.
- [3:0] Forced by hardware to 0.

11.4.5 Programming considerations

The interaction between the USB interface and the application program is described below. Apart from system reset, action is always initiated by the USB interface, driven by one of the USB events associated with the Interrupt Status register (ISTR) bits.

Initializing the registers

At system reset, the software must initialize all registers to enable the USB interface to properly generate interrupts and DMA requests.

- 1. Initialize the DMAR, IDR, and IMR registers (choice of enabled interrupts, address of DMA buffers). Refer the paragraph titled initializing the DMA Buffers.
- 2. Initialize the EP0RA and EP0RB registers to enable accesses to address 0 and endpoint 0 to support USB enumeration. Refer to the paragraph titled Endpoint Initialization.
- 3. When addresses are received through this channel, update the content of the DADDR.
- 4. If needed, write the endpoint numbers in the EA fields in the EP1RB and EP2RB register.

Initializing DMA buffers

The DMA buffers are a contiguous zone of memory whose maximum size is 48 bytes. They can be placed anywhere in the memory space to enable the reception of messages. The 10 most significant bits of the start of this memory area are specified by bits DA15-DA6 in registers DMAR and IDR, the remaining bits are 0. The memory map is shown in *Figure 45*.

Each buffer is filled starting from the bottom (last 3 address bits=000) up.

Endpoint Initialization

To be ready to receive, set STAT_RX to VALID (11b) in EPORB to enable reception.

To be ready to transmit:

- 1. Write the data in the DMA transmit buffer.
- 2. In register EPnRA, specify the number of bytes to be transmitted in the TBC field
- 3. Enable the endpoint by setting the STAT_TX bits to VALID (11b) in EPnRA.



Note: Once transmission and/or reception are enabled, registers EPnRA and/or EPnRB (respectively) must not be modified by software, as the hardware can change their value on the fly.

When the operation is completed, they can be accessed again to enable a new operation.

Interrupt handling

Start of Frame (SOF)

The interrupt service routine may monitor the SOF events for a 1 ms synchronization event to the USB bus. This interrupt is generated at the end of a resume sequence and can also be used to detect this event.

USB Reset (RESET)

When this event occurs, the DADDR register is reset, and communication is disabled in all endpoint registers (the USB interface will not respond to any packet). Software is responsible for reenabling endpoint 0 within 10 ms of the end of reset. To do this, set the STAT_RX bits in the EP0RB register to VALID.

Suspend (SUSP)

The CPU is warned about the lack of bus activity for more than 3 ms, which is a suspend request. The software should set the USB interface to suspend mode and execute an ST7 HALT instruction to meet the USB-specified power constraints.

End Suspend (ESUSP)

The CPU is alerted by activity on the USB, which causes an ESUSP interrupt. The ST7 automatically terminates Halt mode.

Correct Transfer (CTR)

- 1. When this event occurs, the hardware automatically sets the STAT_TX or STAT_RX to NAK. Every valid endpoint is NAKed until software clears the CTR bit in the ISTR register, independently of the endpoint number addressed by the transfer which generated the CTR interrupt. If the event triggering the CTR interrupt is a SETUP transaction, both STAT_TX and STAT_RX are set to NAK.
- Read the PIDR to obtain the token and the IDR to get the endpoint number related to the last transfer. When a CTR interrupt occurs, the TP3-TP2 bits in the PIDR register and EP1-EP0 bits in the IDR register stay unchanged until the CTR bit in the ISTR register is cleared.
- 3. Clear the CTR bit in the ISTR register.

Address (Hex.)	Register Name	7	6	5	4	3	2	1	0
25	PIDR Reset value	TP3 x	TP2 x	0 0	0 0	0 0	RX_SEZ 0	RXD 0	0 0
26	DMAR Reset value	DA15 x	DA14 x	DA13 x	DA12 x	DA11 x	DA10 x	DA9 x	DA8 x

Table 36. USB register map and reset values



Address (Hex.)	Register Name	7	6	5	4	3	2	1	0
27	IDR Reset value	DA7 x	DA6 x	EP1 x	EP0 x	CNT3 0	CNT2 0	CNT1 0	CNT0 0
28	ISTR Reset value	SUSP 0	DOVR 0	CTR 0	ERR 0	IOVR 0	ESUSP 0	RESET 0	SOF 0
29	IMR Reset value	SUSPM 0	DOVRM 0	CTRM 0	ERRM 0	IOVRM 0	ESUSP M 0	RESETM 0	SOFM 0
2A	CTLR Reset value	0 0	0 0	0 0	0 0	RESUM E 0	PDWN 1	FSUSP 1	FRES 0
2B	DADDR Reset value	0 0	ADD6 0	ADD5 0	ADD4 0	ADD3 0	ADD2 0	ADD1 0	ADD0 0
2C	EP0RA Reset value	ST_OUT 0	DTOG_TX 0	STAT_TX1 0	STAT_TX0 0	TBC3 x	TBC2 x	TBC1 x	TBC0 x
2D	EP0RB Reset value	1 1	DTOG_RX 0	STAT_RX 1 0	STAT_RX 0 0	0 0	0 0	0 0	0 0
2E	EP1RA Reset value	ST_OUT 0	DTOG_TX 0	STAT_TX1 0	STAT_TX0 0	TBC3 x	TBC2 x	TBC1 x	TBC0 x
2F	EP1RB Reset value	CTRL 0	DTOG_RX 0	STAT_RX 1 0	STAT_RX 0 0	EA3 x	EA2 x	EA1 x	EA0 x
30	EP2RA Reset value	ST_OUT 0	DTOG_TX 0	STAT_TX1 0	STAT_TX0 0	TBC3 x	TBC2 x	TBC1 x	TBC0 x
31	EP2RB Reset value	CTRL 0	DTOG_RX 0	STAT_RX 1 0	STAT_RX 0 0	EA3 x	EA2 x	EA1 x	EA0 x

Table 36. USB register map and reset values (continued)



11.5 I²C bus interface

11.5.1 Introduction

The I²C bus interface serves as an interface between the microcontroller and the serial I²C bus. It provides both multimaster and slave functions, and controls all I²C bus-specific sequencing, protocol, arbitration and timing. It supports fast I²C mode (400 kHz).

11.5.2 Main features

- Parallel-bus/I²C protocol converter
- Multimaster capability
- 7-bit addressing
- Transmitter/receiver flag
- End-of-byte transmission flag
- Transfer problem detection

I²C master features

- Clock generation
- I²C bus busy flag
- Arbitration Lost Flag
- End of byte transmission flag
- Transmitter/Receiver Flag
- Start bit detection flag
- Start and Stop generation

I²C slave features

- Stop bit detection
- I²C bus busy flag
- Detection of misplaced start or stop condition
- Programmable I²C Address detection
- Transfer problem detection
- End-of-byte transmission flag
- Transmitter/Receiver flag

11.5.3 General description

In addition to receiving and transmitting data, this interface converts it from serial to parallel format and vice versa, using either an interrupt or polled handshake. The interrupts are enabled or disabled by software. The interface is connected to the I²C bus by a data pin (SDAI) and by a clock pin (SCLI). It can be connected both with a standard I²C bus and a Fast I²C bus. This selection is made by software.



Mode selection

The interface can operate in the four following modes:

- Slave transmitter/receiver
- Master transmitter/receiver

By default, it operates in slave mode.

The interface automatically switches from slave to master after it generates a START condition and from master to slave in case of arbitration loss or a STOP generation, allowing then Multi-Master capability.

Communication flow


In Master mode, it initiates a data transfer and generates the clock signal. A serial data transfer always begins with a start condition and ends with a stop condition. Both start and stop conditions are generated in master mode by software.

In Slave mode, the interface is capable of recognizing its own address (7-bit), and the General Call address. The General Call address detection may be enabled or disabled by software.

Data and addresses are transferred as 8-bit bytes, MSB first. The first byte following the start condition is the address byte; it is always transmitted in Master mode.

A 9th clock pulse follows the 8 clock cycles of a byte transfer, during which the receiver must send an acknowledge bit to the transmitter. Refer to *Figure 46*.





Acknowledge may be enabled and disabled by software.

The I²C interface address and/or general call address can be selected by software.

The speed of the I²C interface may be selected between Standard (up to 100 kHz) and Fast I²C (up to 400 kHz).

SDA/SCL line control

Transmitter mode: the interface holds the clock line low before transmission to wait for the microcontroller to write the byte in the Data register.

Receiver mode: the interface holds the clock line low after reception to wait for the microcontroller to read the byte in the Data register.

The SCL frequency (F_{SCL}) is controlled by a programmable clock divider which depends on the I²C bus mode.

When the I²C cell is enabled, the SDA and SCL ports must be configured as floating inputs. In this case, the value of the external pull-up resistor used depends on the application.



When the I²C cell is disabled, the SDA and SCL ports revert to being standard I/O port pins.




Figure 47. I²C interface block diagram

11.5.4 Functional description

Refer to the CR, SR1 and SR2 registers in Section 11.5.7. for the bit definitions.

By default the I²C interface operates in Slave mode (M/SL bit is cleared) except when it initiates a transmit or receive sequence.

Slave mode

As soon as a start condition is detected, the address is received from the SDA line and sent to the shift register; then it is compared with the address of the interface or the General Call address (if selected by software).

- Address not matched: the interface ignores it and waits for another Start condition.
- Address matched

The interface generates in sequence:

- Acknowledge pulse if the ACK bit is set.
- EVF and ADSL bits are set with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register, **holding the SCL line low** (see *Figure 48* Transfer sequencing EV1).

Next, software must read the DR register to determine from the least significant bit (Data Direction Bit) if the slave must enter Receiver or Transmitter mode.

Slave receiver



Following the address reception and after SR1 register has been read, the slave receives bytes from the SDA line into the DR register via the internal shift register. After each byte the interface generates in sequence:

- Acknowledge pulse if the ACK bit is set
- EVF and BTF bits are set with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register followed by a read of the DR register, **holding the SCL line low** (see *Figure 48* Transfer sequencing EV2).

Slave transmitter

Following the address reception and after the SR1 register has been read, the slave sends bytes from the DR register to the SDA line via the internal shift register.

The slave waits for a read of the SR1 register followed by a write in the DR register, **holding the SCL line low** (see *Figure 48* Transfer sequencing EV3).

When the acknowledge pulse is received, the EVF and BTF bits are set by hardware with an interrupt if the ITE bit is set.

Closing Slave communication

After the last data byte is transferred a Stop Condition is generated by the master. The interface detects this condition and sets EVF and STOPF bits with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR2 register (see *Figure 48* Transfer sequencing EV4).

Error cases

- BERR: Detection of a Stop or a Start condition during a byte transfer. In this case, the EVF and the BERR bits are set with an interrupt if the ITE bit is set. If it is a Stop, then the interface discards the data, released the lines and waits for another Start condition. If it is a Start, then the interface discards the data and waits for the next slave address on the bus.
 AF: Detection of a non-acknowledge bit. In this case, the EVF and AF bits are set with
 - an interrupt if the ITE bit is set. The AF bit is cleared by reading the I2CSR2 register. However, if read before the completion of the transmission, the AF flag will be set again, thus possibly generating a new interrupt. Software must ensure either that the SCL line is back at 0 before reading the SR2 register, or be able to correctly handle a second interrupt during the 9th pulse of a transmitted byte.
- Note: In case of errors, SCL line is not held low; however, the SDA line can remain low if the last bits transmitted are all 0. While AF=1, the SCL line may be held low due to SB or BTF flags that are set at the same time. It is then necessary to release both lines by software.

How to Release the SDA / SCL lines

Set and subsequently clear the STOP bit while BTF is set. The SDA/SCL lines are released after the transfer of the current byte.

Master mode

To switch from default Slave mode to Master mode, a Start condition generation is needed. Start condition

112/186



Setting the START bit while the BUSY bit is cleared causes the interface to switch to Master mode (M/SL bit set) and generates a Start condition.

Once the Start condition is sent, the EVF and SB bits are set by hardware with an interrupt if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the DR register with the Slave address byte, **holding the SCL line low** (see *Figure 48* Transfer sequencing EV5).

Slave address transmission

Then the slave address byte is sent to the SDA line via the internal shift register.

After completion of this transfer (and acknowledge from the slave if the ACK bit is set), the EVF bit is set by hardware with interrupt generation if the ITE bit is set.

Then the master waits for a read of the SR1 register followed by a write in the CR register (for example set PE bit), **holding the SCL line low** (see *Figure 48* Transfer sequencing EV6).

Next the master must enter Receiver or Transmitter mode.

Master receiver

Following the address transmission and after the SR1 and CR registers have been accessed, the master receives bytes from the SDA line into the DR register via the internal shift register. After each byte the interface generates in sequence:

- Acknowledge pulse if the ACK bit is set
- EVF and BTF bits are set by hardware with an interrupt if the ITE bit is set.

Then the interface waits for a read of the SR1 register followed by a read of the DR register, **holding the SCL line low** (see *Figure 48* Transfer sequencing EV7).

To close the communication: before reading the last byte from the DR register, set the STOP bit to generate the Stop condition. The interface goes automatically back to slave mode (M/SL bit cleared).

Note: In order to generate the non-acknowledge pulse after the last received data byte, the ACK bit must be cleared just before reading the second last data byte.

Master transmitter

Following the address transmission and after SR1 register has been read, the master sends bytes from the DR register to the SDA line via the internal shift register.

The master waits for a read of the SR1 register followed by a write in the DR register, **holding the SCL line low** (see *Figure 48* Transfer sequencing EV8).

When the acknowledge bit is received, the interface sets, EVF and BTF bits with an interrupt if the ITE bit is set.

To close the communication: after writing the last byte to the DR register, set the STOP bit to generate the Stop condition. The interface goes automatically back to slave mode (M/SL bit cleared).

Error cases

 BERR: Detection of a Stop or a Start condition during a byte transfer. In this case, the EVF and BERR bits are set by hardware with an interrupt if ITE is set.
 Note that BERR will not be set if an error is detected during the first or second pulse of



each 9-bit transaction:

Single Master mode

If a Start or Stop is issued during the first or second pulse of a 9-bit transaction, the BERR flag will not be set and transfer will continue however the BUSY flag will be reset. To work around this, slave devices should issue a NACK when they receive a misplaced Start or Stop. The reception of a NACK or BUSY by the master in the middle of communication gives the possibility to reinitiate transmission. *Multimaster mode*

Normally the BERR bit would be set whenever unauthorized transmission takes place while transfer is already in progress. However, an issue will arise if an external master generates an unauthorized Start or Stop while the I²C master is on the first or second pulse of a 9-bit transaction. It is possible to work around this by polling the BUSY bit during I²C master mode transmission. The resetting of the BUSY bit can then be handled in a similar manner as the BERR flag being set.

- **AF**: Detection of a non-acknowledge bit. In this case, the EVF and AF bits are set by hardware with an interrupt if the ITE bit is set. To resume, set the START or STOP bit. The AF bit is cleared by reading the I2CSR2 register. However, if read before the completion of the transmission, the AF flag will be set again, thus possibly generating a new interrupt. Software must ensure either that the SCL line is back at 0 before reading the SR2 register, or be able to correctly handle a second interrupt during the 9th pulse of a transmitted byte.
- **ARLO:** Detection of an arbitration lost condition. In this case the ARLO bit is set by hardware (with an interrupt if the ITE bit is set and the interface goes automatically back to slave mode (the M/SL bit is cleared).
- Note: In all these cases, the SCL line is not held low; however, the SDA line can remain low if the last bits transmitted are all 0. While AF=1, the SCL line may be held low due to SB or BTF flags that are set at the same time. It is then necessary to release both lines by software.



					equer		1												
ble 3	37.	S	lave	e rec	eive	r	_				_				-				
		A		[Data1	А			Data	2 A				ataN	A		I	>	
												/	·					E' 4	
Fable 38. Slave Transmitter																			
		A			Data	a1 A			Data	2 A			Data	INI			Ρ		
			EV 1	EV 3							EV 3							EV 4	
ble 3	Ade	dres		٦			A		D	ata2	A			Data	N	N A		Р	
EV 5												EV 7					EV 7		
ble 4	Add	Ires	r	er Tı	ansr			Α		Data	2 A	.]	_	Dat	aN	A		Р	
EV	_			EV	EV				EV 8			EV 8]	L			EV 8		
	Add s ble 3 Addu s ble 3 EV 5	Addres s ble 39. Add EV 5 ble 40. Add	Addres A ble 38. S Addres A s A ble 39. M Addres S EV 5 ble 40. M	Addres A s A ble 38. Slave Addres A Addres A ble 39. Maste Addres S Addres A ble 39. Maste Addres A ble 39. Maste Addres A ble 40. Maste	Addres A EV s A EV ble 38. Slave Tra Addres A Addres A Ble 39. Master re Addres A S A Ble 39. Master re Addres A S A Ble 39. Master re Addres A EV S Addres A S A	Addres A Data 1 ble 38. EV 1 ble 38. Slave Transm Addres A Data Addres A Data ble 39. Master receiv Addres A Data ble 39. Master receiv Addres A Data ble 39. Master receiv Addres A Data	Addres A Data1 A S A EV I I ble 38. Slave Transmitter Addres A Data1 A Addres A Data1 A ble 39. Master receiver Addres A Data1 EV EV 1 3 ble 39. Master receiver Addres A Data1 EV EV 6 ble 40. Master Transmitter	Addres A Data1 A S A EV I EV ble 38. Slave Transmitter I	Addres A Data1 A EV Image: Second stress of the seco	Addres A Data1 A Data2 S EV 1 EV 2 2 ble 38. Slave Transmitter EV 2 2 Addres A Data1 A Data2 Addres A Data1 A Data2 ble 38. Slave Transmitter Data1 A Data2 Addres A Data1 A Data2 ble 39. Master receiver EV 3 S ble 39. Master receiver EV 5 EV C Addres A Data1 A D ble 40. Master Transmitter Addres A Data1 A	Addres A Data1 A Data2 A ble 38. EV 1 EV 2 1 1 Addres A Data1 A EV 2 1 1 Addres A Data1 A Data2 A Addres A Data1 A Data2 A ble 38. Slave Transmitter A Data1 A Data2 A Addres A Data1 A Data2 A ble 39. Master receiver Bata1 A Data2 A EV 1 3 Data1 A Data2 A ble 39. Master receiver Bata1 A Data2 A Data2 EV 5 I EV I EV I EV I I Data2 ble 40. Master Transmitter A Data1 A Data3 Data3	Addres A Data1 A Data2 A Image: Second stress of the secon	Addres A Data1 A Data2 A I EV I EV I EV I EV I EV I III IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	Addres A Data1 A Data2 A EV Data3 EV Data3 EV Data3 Dat3	Addres A Data1 A Data2 A Image: Constraint of the strain of the straint of the	Addres A Data1 A Data2 A DataN A Image: Second stress of the stress o	Addres A Data1 A Data2 A DataN A L EV L L EV L	Addres sAData1AData2ADataNAIImage: line systemEV 1EV 2EV 2Image: line systemEV 2Image: line systemImage: line systemIma	Addres sAData1AData2ADataNAPImage: Solution of the systemEV 1Image: Solution of the systemEV 2Image: Solution of the systemImage: Solution of the systemImage: Solution of the systemImage: Solution of the systemImage: Solution of the systemAddres sAData1AData2AImage: Solution of the systemImage: Solution of the system <td< td=""></td<>

Transfer sequencing Eiguro 10

Legend: S=Start, P=Stop, A=Acknowledge, NA=Non-acknowledge EVx=Event (with interrupt if ITE=1)EV1: EVF=1, ADSL=1, cleared by reading the SR1 register.

EV2: EVF=1, BTF=1, cleared by reading the SR1 register followed by reading the DR register.

EV3: EVF=1, BTF=1, cleared by reading the SR1 register followed by writing the DR register.

EV3-1: EVF=1, AF=1, BTF=1; AF is cleared by reading the SR1 register. The BTF is cleared by releasing the lines (STOP=1, STOP=0) or by writing the DR register (DR=FFh). Note: If lines are released by STOP=1, STOP=0, the subsequent EV4 is not seen.

EV4: EVF=1, STOPF=1, cleared by reading the SR2 register.

EV5: EVF=1, SB=1, cleared by reading the SR1 register followed by writing the DR register.

EV6: EVF=1, cleared by reading the SR1 register followed by writing the CR register (for example PE=1).

EV7: EVF=1, BTF=1, cleared by reading the SR1 register followed by reading the DR register.

EV8: EVF=1, BTF=1, cleared by reading the SR1 register followed by writing the DR register.




11.5.5 Low power modes

Table 41. Low power modes

Mode	Description
WAIT	No effect on I ² C interface. I ² C interrupts cause the device to exit from Wait mode.
HALT	I ² C registers are frozen. In Halt mode, the I ² C interface is inactive and does not acknowledge data on the bus. The I ² C interface resumes operation when the MCU is woken up by an interrupt with "exit from Halt mode" capability.

11.5.6 Interrupts





1. EVF can also be set by EV6 or an error from the SR2 register.

Table 42. Interrupts

Interrupt event	Event flag	Enable control bit	Exit from Wait	Exit from Halt
End of Byte Transfer Event	BTF		Yes	No
Address Matched Event (Slave mode)	ADSL		Yes	No
Start Bit Generation Event (Master mode)	SB		Yes	No
Acknowledge Failure Event	AF	ITE	Yes	No
Stop Detection Event (Slave mode)	STOPF		Yes	No
Arbitration Lost Event (Multimaster configuration)	ARLO		Yes	No
Bus Error Event	BERR	1	Yes	No

The I²C interrupt events are connected to the same interrupt vector (see Interrupts chapter).

They generate an interrupt if the corresponding Enable Control Bit is set and the I-bit in the CC register is reset (RIM instruction).



11.5.7 Register description

I²C Control register (CR)

Reset value: 0000 0000 (00h)

7							0
0	0	PE	ENGC	START	ACK	STOP	ITE
			Read	/write			

- [7:6] Reserved. Forced to 0 by hardware.
 - 5 PE Peripheral enable.

This bit is set and cleared by software.

0: Peripheral disabled

1: Master/Slave capability

- Note: When PE=0, all the bits of the CR register and the SR register except the Stop bit are reset. All outputs are released while PE=0.
 When PE=1, the corresponding I/O pins are selected by hardware as alternate functions.
 To enable the I²C interface, write the CR register **TWICE** with PE=1 as the first write only activates the interface (only PE is set).
- 4 ENGC Enable General Call.

This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE=0). The 00h General Call address is acknowledged (01h ignored).

- 0: General Call disabled
- 1: General Call enabled
- Note: In accordance with the l^2C standard, when GCAL addressing is enabled, an l^2C slave can only receive data. It will not transmit data to the master.
- 3 **START** *Generation of a Start condition.* This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE=0) or when the Start condition is sent (with interrupt generation if ITE=1).
 - In master mode:
 - 0: No start generation
 - 1: Repeated start generation
 - In slave mode:
 - 0: No start generation
 - 1: Start generation when the bus is free



2 ACK Acknowledge enable.

This bit is set and cleared by software. It is also cleared by hardware when the interface is disabled (PE=0).

0: No acknowledge returned

1: Acknowledge returned after an address byte or a data byte is received

1 **STOP** *Generation of a Stop condition.*

This bit is set and cleared by software. It is also cleared by hardware in master mode. Note: This bit is not cleared when the interface is disabled (PE=0).

In Master mode:

0: No stop generation

1: Stop generation after the current byte transfer or after the current Start condition is sent. The STOP bit is cleared by hardware when the Stop condition is sent.

In Slave mode:

0: No stop generation

1: Release the SCL and SDA lines after the current byte transfer (BTF=1). In this mode the STOP bit has to be cleared by software.

0 ITE Interrupt enable.

This bit is set and cleared by software and cleared by hardware when the interface is disabled (PE=0).

0: Interrupts disabled

1: Interrupts enabled

Refer to *Figure 49* for the relationship between the events and the interrupt.

SCL is held low when the SB, BTF or ADSL flags or an EV6 event (See *Figure 48*) is detected.



I²C Status register 1 (SR1)

Reset value: 0000 0000 (00h)

_	7							0
	EVF	0	TRA	BUSY	BTF	ADSL	M/SL	SB
				Read	lonly			

7 EVF Event flag

This bit is set by hardware as soon as an event occurs. It is cleared by software reading SR2 register in case of error event or as described in *Figure 48*. It is also cleared by hardware when the interface is disabled (PE=0). 0: No event

1: One of the following events has occurred:

- BTF=1 (Byte received or transmitted)
- ADSL=1 (Address matched in Slave mode while ACK=1)
- SB=1 (Start condition generated in Master mode)
- AF=1 (No acknowledge received after byte transmission)
- STOPF=1 (Stop condition detected in Slave mode)
- ARLO=1 (Arbitration lost in Master mode)
- BERR=1 (Bus error, misplaced Start or Stop condition detected)
- Address byte successfully transmitted in Master mode.

6 Reserved. Forced to 0 by hardware.

5 **TRA** *Transmitter/Receiver*.

When BTF is set, TRA=1 if a data byte has been transmitted. It is cleared automatically when BTF is cleared. It is also cleared by hardware after detection of Stop condition (STOPF=1), loss of bus arbitration (ARLO=1) or when the interface is disabled (PE=0).

- 0: Data byte received (if BTF=1)
- 1: Data byte transmitted
- 4 BUSY Bus busy.

This bit is set by hardware on detection of a Start condition and cleared by hardware on detection of a Stop condition. It indicates a communication in progress on the bus. The BUSY flag of the I2CSR1 register is cleared if a Bus Error occurs.

- 0: No communication on the bus
- 1: Communication ongoing on the bus
- Note: The BUSY flag is NOT updated when the interface is disabled (PE=0). This can have consequences when operating in Multimaster mode; i.e. a second active l^2C master commencing a transfer with an unset BUSY bit can cause a conflict resulting in lost data. A software workaround consists of checking that the l^2C is not busy before enabling the l^2C Multimaster cell.



3 BTF Byte transfer finished.

This bit is set by hardware as soon as a byte is correctly received or transmitted with interrupt generation if ITE=1. It is cleared by software reading SR1 register followed by a read or write of DR register. It is also cleared by hardware when the interface is disabled (PE=0).

Following a byte transmission, this bit is set after reception of the acknowledge clock pulse. In case an address byte is sent, this bit is set only after the EV6 event (See *Figure 48*). BTF is cleared by reading SR1 register followed by writing the next byte in DR register.

Following a byte reception, this bit is set after transmission of the acknowledge clock pulse if ACK=1. BTF is cleared by reading SR1 register followed by reading the byte from DR register.

The SCL line is held low while BTF=1.

0: Byte transfer not done

- 1: Byte transfer succeeded
- 2 ADSL Address matched (Slave mode). This bit is set by hardware as soon as the received slave address matched with the OAR register content or a general call is recognized. An interrupt is generated if ITE=1. It is cleared by software reading SR1 register or by hardware when the interface is disabled (PE=0).

The SCL line is held low while ADSL=1.

0: Address mismatched or not received

- 1: Received address matched
- 1 M/SL Master/Slave.

This bit is set by hardware as soon as the interface is in Master mode (writing START=1). It is cleared by hardware after detecting a Stop condition on the bus or a loss of arbitration (ARLO=1). It is also cleared when the interface is disabled (PE=0).

0: Slave mode

1: Master mode

0 SB Start bit (Master mode).

This bit is set by hardware as soon as the Start condition is generated (following a write START=1). An interrupt is generated if ITE=1. It is cleared by software reading SR1 register followed by writing the address byte in DR register. It is also cleared by hardware when the interface is disabled (PE=0).

0: No Start condition

1: Start condition generated



I²C Status register 2 (SR2)

Reset value: 0000 0000 (00h)



[7:5] Reserved. Forced to 0 by hardware.

4 AF Acknowledge failure.

This bit is set by hardware when no acknowledge is returned. An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

0: No acknowledge failure

1: Acknowledge failure

- Note: While AF=1, the SCL line may be held low due to SB or BTF flags that are set at the same time. It is then necessary to release both lines by software.
- 3 STOPF Stop detection (Slave mode).

This bit is set by hardware when a Stop condition is detected on the bus after an acknowledge (if ACK=1). An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

The SCL line is not held low while STOPF=1.

0: No Stop condition detected

1: Stop condition detected



2 **ARLO** Arbitration lost.

This bit is set by hardware when the interface loses the arbitration of the bus to another master. An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

After an ARLO event the interface switches back automatically to Slave mode (M/SL=0).

The SCL line is not held low while ARLO=1.

0: No arbitration lost detected

1: Arbitration lost detected

- Note: In a Multimaster environment, when the interface is configured in Master Receive mode it does not perform arbitration during the reception of the Acknowledge Bit. Mishandling of the ARLO bit from the I2CSR2 register may occur when a second master simultaneously requests the same data from the same slave and the I²C master does not acknowledge the data. The ARLO bit is then left at 0 instead of being set.
- 1 BERR Bus error.

This bit is set by hardware when the interface detects a misplaced Start or Stop condition. An interrupt is generated if ITE=1. It is cleared by software reading SR2 register or by hardware when the interface is disabled (PE=0).

The SCL line is not held low while BERR=1. 0: No misplaced Start or Stop condition

1: Misplaced Start or Stop condition

- Note: If a Bus Error occurs, a Stop or a repeated Start condition should be generated by the Master to re-synchronize communication, get the transmission acknowledged and the bus released for further communication
- 0 GCAL General Call (Slave mode).

This bit is set by hardware when a general call address is detected on the bus while ENGC=1. It is cleared by hardware detecting a Stop condition (STOPF=1) or when the interface is disabled (PE=0).

0: No general call address detected on bus

1: general call address detected on bus

I²C Clock Control register (CCR)

Reset value: 0000 0000 (00h)

7							0
FM/SM	CC6	CC5	CC4	CC3	CC2	CC1	CC0
			Read	/write			

7 FM/SM Fast/Standard I²C mode.

This bit is set and cleared by software. It is not cleared when the interface is disabled (PE=0).

0: Standard I²C mode

1: Fast I²C mode

[6:0] **CC[6:0]** 7-bit clock divider.

These bits select the speed of the bus (F_{SCL}) depending on the I²C mode. They are not cleared when the interface is disabled (PE=0).

Refer to the Electrical Characteristics section for the table of value.

Note: The programmed F_{SCL} assumes no load on SCL and SDA lines.



I²C Data register (DR)

These bits contain the byte to be received or transmitted on the bus.

- Transmitter mode: byte transmission start automatically when the software writes in the DR register.
- Receiver mode: the first data byte is received automatically in the DR register using the least significant bit of the address. The following data bytes are then received one by one after reading the DR register.

Reset value: 0000 0000 (00h)

7							0
D7	D6	D5	D4	D3	D2	D1	D0
			Read	/write			

I²C Own Address register (OAR)

Reset value: 0000 0000 (00h)

7							0
ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
			Read	/write			

[7:1] ADD[7:1] Interface address. These bits define the I²C bus address of the interface. They are not cleared when the interface is disabled (PE=0).

ADD0 Address direction bit.
 This bit is don't care, the interface acknowledges either 0 or 1. It is not cleared when the interface is disabled (PE=0).

Note: Address 01h is always ignored.



Address (Hex.)	Register name	7	6	5	4	3	2	1	0		
39	DR		DR7 DR0								
3B	OAR		ADD7 ADD0								
3C	CCR	FM/SM			C	C6 CC0)				
3D	SR2				AF	STOPF	ARLO	BERR	GCAL		
3E	SR1	EVF		TRA	BUSY	BTF	ADSL	M/SL	SB		
3F	CR			PE	ENGC	START	ACK	STOP	ITE		

Table 43. I²C register map

Note:

Refer to Section 16: Known limitations for information regarding a limitation on the alternate function on pin PA2 (SCL).



11.6 8-bit A/D converter (ADC)

11.6.1 Introduction

The on-chip Analog to Digital Converter (ADC) peripheral is a 8-bit, successive approximation converter with internal sample and hold circuitry. This peripheral has up to 16 multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from up to 16 different sources.

The result of the conversion is stored in a 8-bit Data register. The A/D converter is controlled through a Control/Status register.

11.6.2 Main features

- 8-bit conversion
- Up to 12 channels with multiplexed input
- Linear successive approximation
- Data register (DR) which contains the results
- Conversion complete status flag
- On/off bit (to reduce consumption)

The block diagram is shown in *Figure 50*.

11.6.3 Functional description

Analog power supply


 V_{DDA} and V_{SSA} are the high and low level reference voltage pins. In some devices (refer to device pin out description) they are internally connected to the V_{DD} and V_{SS} pins.

Conversion accuracy may therefore be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines.

See electrical characteristics section for more details.



Figure 50. ADC block diagram



Digital A/D conversion result

The conversion is monotonic, meaning that the result never decreases if the analog input does not and never increases if the analog input does not.

If the input voltage (V_{AIN}) is greater than or equal to V_{DDA} (high-level voltage reference) then the conversion result in the DR register is FFh (full scale) without overflow indication.

If input voltage (V_{AIN}) is lower than or equal to V_{SSA} (low-level voltage reference) then the conversion result in the DR register is 00h.

The A/D converter is linear and the digital result of the conversion is stored in the ADCDR register. The accuracy of the conversion is described in the parametric section.

R_{AIN} is the maximum recommended impedance for an analog input signal. If the impedance is too high, this will result in a loss of accuracy due to leakage and sampling not being completed in the allotted time.

A/D conversion phases

The A/D conversion is based on two conversion phases as shown in *Figure 51*:

- Sample capacitor loading [duration: t_{LOAD}] During this phase, the V_{AIN} input voltage to be measured is loaded into the C_{ADC} sample capacitor.
- A/D conversion [duration: t_{CONV}]

During this phase, the A/D conversion is computed (8 successive approximations cycles) and the C_{ADC} sample capacitor is disconnected from the analog input pin to get the optimum analog to digital conversion accuracy.

While the ADC is on, these two phases are continuously repeated.

At the end of each conversion, the sample capacitor is kept loaded with the previous measurement load. The advantage of this behavior is that it minimizes the current consumption on the analog pin in case of single input channel measurement.



Software procedure

Refer to the control/status register (CSR) and data register (DR) in *Section 11.6.6* for the bit definitions and to *Figure 51* for the timings.

ADC configuration

The total duration of the A/D conversion is 12 ADC clock periods (1/f_{ADC}=4/f_{CPU}).

The analog input ports must be configured as input, no pull-up, no interrupt. Refer to the «I/O ports» chapter. Using these pins as analog inputs does not affect the ability of the port to be read as a logic input.

In the CSR register:

• Select the CH[3:0] bits to assign the analog channel to be converted.

ADC conversion

In the CSR register:


• Set the ADON bit to enable the A/D converter and to start the first conversion. From this time on, the ADC performs a continuous conversion of the selected channel.

When a conversion is complete:

- The COCO bit is set by hardware.
- No interrupt is generated.
- The result is in the DR register and remains valid until the next conversion has ended.

A write to the CSR register (with ADON set) aborts the current conversion, resets the COCO bit and starts a new conversion.

Figure 51. ADC conversion timings



11.6.4 Low power modes

Table 44.Low power modes

Mode	Description
WAIT	No effect on A/D Converter
HALT	A/D Converter disabled. After wakeup from Halt mode, the A/D Converter requires a stabilization time before accurate conversions can be performed.

Note:

The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced power consumption when no conversion is needed and between single shot conversions.



11.6.5 Interrupts

None

11.6.6 **Register description**

Control/Status register (CSR)

Reset value: 0000 0000 (00h)

7							0
сосо	0	ADON	0	СНЗ	CH2	CH1	CH0
			Read	l/write			

- 7 COCO Conversion Complete
 - This bit is set by hardware. It is cleared by software reading the result in the DR register or writing to the CSR register.
 - 0: Conversion is not complete
 - 1: Conversion can be read from the DR register
- 6 Reserved. must always be cleared.
- 5 ADON A/D Converter On This bit is set and cleared by software. 0: A/D converter is switched off 1: A/D converter is switched on
- 4 Reserved. must always be cleared.
- [3:0] CH[3:0] Channel Selection These bits are set and cleared by software. They select the analog input to convert (see Table 45).

Table 45. **Channel selection**

Channel pin ⁽¹⁾	CH3 ⁽²⁾	CH2	CH1	CH0
AINO	0	0	0	0
AIN1	0	0	0	1
AIN2	0	0	1	0
AIN3	0	0	1	1
AIN4	0	1	0	0
AIN5	0	1	0	1
AIN6	0	1	1	0
AIN7	0	1	1	1
AIN8	1	0	0	0
AIN9	1	0	0	1
AIN10	1	0	1	0
AIN11	1	0	1	1

1. The number of pins AND the channel selection varies according to the device. Refer to the device pinout.



2. For SDIP/SO34 devices, the CH3 bit is always at '0'. If, however, set to '1' on error, channel (11:8) becomes enabled which may result in a higher and unnecessary level of consumption.

Data register (DR)

This register contains the converted analog value in the range 00h to FFh.

Reset value: 0000 0000 (00h)

7							0
D7	D6	D5	D4	D3	D2	D1	D0
			Read	l only			

Note:

Reading this register reset the COCO flag.

Table 46. ADC register map

Address (Hex.)	Register name	7	6	5	4	3	2	1	0
0Ah	DR				AD7 .	. AD0			
0Bh	CSR	COCO	0	ADON	0	CH3	CH2	CH1	CH0



12 Instruction set

12.1 ST7 addressing modes

The ST7 Core features 17 different addressing modes which can be classified in 7 main groups:

Addressing mode	Example
Inherent	nop
Immediate	ld A,#\$55
Direct	ld A,\$55
Indexed	ld A,(\$55,X)
Indirect	ld A,([\$55],X)
Relative	jrne loop
Bit operation	bset byte,#5

Table 47.Addressing modes

The ST7 Instruction set is designed to minimize the number of bytes required per instruction: To do so, most of the addressing modes may be subdivided in two sub-modes called long and short:

- Long addressing mode is more powerful because it can use the full 64 Kbyte address space, however it uses more bytes and more CPU cycles.
- Short addressing mode is less powerful because it can generally only access page zero (0000h - 00FFh range), but the instruction size is more compact, and faster. All memory to memory instructions use short addressing modes only (CLR, CPL, NEG, BSET, BRES, BTJT, BTJF, INC, DEC, RLC, RRC, SLL, SRL, SRA, SWAP)

The ST7 Assembler optimizes the use of long and short addressing modes.

	Mode		Syntax	Destination/ source	Pointer address	Pointer size (Hex.)	Length (bytes)
Inherent			nop				+ 0
Immediate			ld A,#\$55				+ 1
Short	Direct		ld A,\$10	00FF			+ 1
Long	Direct		ld A,\$1000	0000FFFF			+ 2
No Offset	Direct	Indexed	ld A,(X)	00FF			+ 0 (with X register) + 1 (with Y register)
Short	Direct	Indexed	ld A,(\$10,X)	001FE			+ 1
Long	Direct	Indexed	ld A,(\$1000,X)	0000FFFF			+ 2
Short	Indirect		ld A,[\$10]	00FF	00FF	byte	+ 2

Table 48. ST7 addressing mode overview



	011 444	i eeening iii	oue over view (
	Mode		Syntax	Destination/ source	Pointer address	Pointer size (Hex.)	Length (bytes)
Long	Indirect		ld A,[\$10.w]	0000FFFF	00FF	word	+ 2
Short	Indirect	Indexed	ld A,([\$10],X)	001FE	00FF	byte	+ 2
Long	Indirect	Indexed	ld A,([\$10.w],X)	0000FFFF	00FF	word	+ 2
Relative	Direct		jrne loop	PC- 128/PC+127 ⁽¹⁾			+ 1
Relative	Indirect		jrne [\$10]	PC- 128/PC+127 ⁽¹⁾	00FF	byte	+ 2
Bit	Direct		bset \$10,#7	00FF			+ 1
Bit	Indirect		bset [\$10],#7	00FF	00FF	byte	+ 2
Bit	Direct	Relative	btjt \$10,#7,skip	00FF			+ 2
Bit	Indirect	Relative	btjt [\$10],#7,skip	00FF	00FF	byte	+ 3

 Table 48.
 ST7 addressing mode overview (continued)

1. At the time the instruction is executed, the Program Counter (PC) points to the instruction following JRxx.

12.1.1 Inherent

All Inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

Table 49.Inherent instructions

Inherent instruction	Function
NOP	No operation
TRAP	S/W interrupt
WFI	Wait For Interrupt (Low Power mode)
HALT	Halt Oscillator (Lowest Power mode)
RET	Sub-routine Return
IRET	Interrupt Sub-routine Return
SIM	Set Interrupt Mask
RIM	Reset Interrupt Mask
SCF	Set Carry Flag
RCF	Reset Carry Flag
RSP	Reset Stack Pointer
LD	Load
CLR	Clear
PUSH/POP	Push/Pop to/from the stack
INC/DEC	Increment/Decrement
TNZ	Test Negative or Zero



Inherent instruction	Function
CPL, NEG	1 or 2 Complement
MUL	Byte Multiplication
SLL, SRL, SRA, RLC, RRC	Shift and Rotate Operations
SWAP	Swap Nibbles

 Table 49.
 Inherent instructions (continued)

12.1.2 Immediate instructions

Immediate instructions have two bytes, the first byte contains the opcode, the second byte contains the operand value.

	Table 50.	Immediate	instructions
--	-----------	-----------	--------------

Immediate instruction	Function
LD	Load
СР	Compare
BCP	Bit Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Operations

12.1.3 Direct

In Direct instructions, the operands are referenced by their memory address.

The direct addressing mode consists of two sub-modes:

Direct (short)

The address is a byte, thus requires only one byte after the opcode, but only allows 00 - FF addressing space.

Direct (long)

The address is a word, thus allowing 64 Kbyte addressing space, but requires 2 bytes after the opcode.

12.1.4 Indexed (No Offset, Short, Long)

In this mode, the operand is referenced by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset.

The indirect addressing mode consists of three sub-modes:

Indexed (No Offset)

There is no offset, (no extra byte after the opcode), and allows 00 - FF addressing space.



Indexed (Short)

The offset is a byte, thus requires only one byte after the opcode and allows 00 - 1FE addressing space.

Indexed (long)

The offset is a word, thus allowing 64 Kbyte addressing space and requires 2 bytes after the opcode.

12.1.5 Indirect (Short, Long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two submodes:

Indirect (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

Indirect (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

12.1.6 Indirect Indexed (Short, Long)

This is a combination of indirect and short indexed addressing modes. The operand is referenced by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in memory. The pointer address follows the opcode.

The indirect indexed addressing mode consists of two sub-modes:

Indirect Indexed (Short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

Indirect Indexed (Long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

Table 51. Instructions supporting Direct, Indexed, Indirect and Indirect Indexed addressing modes

Long and Short instructions	Function
LD	Load
СР	Compare
AND, OR, XOR	Logical Operations
ADC, ADD, SUB, SBC	Arithmetic Addition/subtraction operations



/
Function
Bit Compare
Function
Clear
Increment/Decrement
Test Negative or Zero
1 or 2 Complement
Bit Operations
Bit Test and Jump Operations
Shift and Rotate Operations
Swap Nibbles
Call or Jump subroutine

Table 51.Instructions supporting Direct, Indexed, Indirect and Indirect Indexed
addressing modes (continued)

12.1.7 Relative mode (Direct, Indirect)

This addressing mode is used to modify the PC register value by adding an 8-bit signed offset to it.

Table 52.	Instructions supporting relative addressing mode
-----------	--

Available relative direct/Indirect instructions	Function
JRxx	Conditional Jump
CALLR	Call Relative

The relative addressing mode consists of two sub-modes:

Relative (Direct)

The offset follows the opcode.

Relative (Indirect)

The offset is defined in memory, of which the address follows the opcode.



12.2 Instruction groups

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may be subdivided into 13 main groups as illustrated in the following table:

Load and Transfer	LD	CLR						
Stack operation	PUSH	POP	RSP					
Increment/Decrement	INC	DEC						
Compare and Tests	СР	TNZ	BCP					
Logical operations	AND	OR	XOR	CPL	NEG			
Bit Operation	BSET	BRES						
Conditional Bit Test and Branch	BTJT	BTJF						
Arithmetic operations	ADC	ADD	SUB	SBC	MUL			
Shift and Rotates	SLL	SRL	SRA	RLC	RRC	SWAP	SLA	
Unconditional Jump or Call	JRA	JRT	JRF	JP	CALL	CALLR	NOP	RET
Conditional Branch	JRxx							
Interruption management	TRAP	WFI	HALT	IRET				
Condition Code Flag modification	SIM	RIM	SCF	RCF				

Table 53. Instruction groups

Using a pre-byte

The instructions are described with one to four bytes.

In order to extend the number of available opcodes for an 8-bit CPU (256 opcodes), three different prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

PC-2End of previous instruction

PC-1Prebyte

PCOpcode

PC+1Additional word (0 to 2) according to the number of bytes required to compute the effective address

These prebytes enable instruction in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instruction in X or the instruction using direct addressing mode. The prebytes are:

PDY 90Replace an X based instruction using immediate, direct, indexed, or inherent addressing mode by a Y one.

PIX 92Replace an instruction using direct, direct bit, or direct relative addressing mode to an instruction using the corresponding indirect addressing mode.

It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed addressing mode.

PIY 91Replace an instruction using X indirect indexed addressing mode by a Y one.



Table 54.	4. Instructions								
Mnemo	Description	Function/example	Dst	Src	н	I	Ν	z	С
ADC	Add with Carry	A = A + M + C	А	М	Н		Ν	Z	С
ADD	Addition	A=A+M	А	М	н		Ν	Z	С
AND	Logical And	A = A . M	A	М			Ν	Z	
BCP	Bit compare A, Memory	tst (A . M)	А	М			Ν	Z	
BRES	Bit Reset	bres Byte, #3	М						
BSET	Bit Set	bset Byte, #3	М						
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	М						С
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	М						С
CALL	Call subroutine								
CALLR	Call subroutine relative								
CLR	Clear		reg, M				0	1	
СР	Arithmetic Compare	tst(Reg - M)	reg	М			Ν	Z	С
CPL	One Complement	A = FFH-A	reg, M				Ν	Z	1
DEC	Decrement	dec Y	reg, M				Ν	Z	
HALT	Halt					0			
IRET	Interrupt routine return	Pop CC, A, X, PC			н	I	Ν	Z	С
INC	Increment	inc X	reg, M				Ν	Z	
JP	Absolute Jump	jp [TBL.w]							
JRA	Jump relative always								
JRT	Jump relative								
JRF	Never jump	jrf *							
JRIH	Jump if ext. interrupt = 1								
JRIL	Jump if ext. interrupt = 0								
JRH	Jump if H = 1	H = 1 ?							
JRNH	Jump if H = 0	H = 0 ?							
JRM	Jump if I = 1	l = 1 ?							
JRNM	Jump if I = 0	l = 0 ?							
JRMI	Jump if N = 1 (minus)	N = 1 ?							
JRPL	Jump if N = 0 (plus)	N = 0 ?							
JREQ	Jump if Z = 1 (equal)	Z = 1 ?							
JRNE	Jump if Z = 0 (not equal)	Z = 0 ?							
JRC	Jump if C = 1	C = 1 ?							
JRNC	Jump if C = 0	C = 0 ?							
JRULT	Jump if C = 1	Unsigned <							
JRUGE	Jump if C = 0	Jmp if unsigned >=							
			•		•		•	•	

Table 54. Instructions

136/186



Mnemo	Description	Function/example	Dst	Src	Н	I	Ν	z	С
JRUGT	Jump if $(C + Z = 0)$	Unsigned >							
JRULE	Jump if $(C + Z = 1)$	Unsigned <=							
LD	Load	dst <= src	reg, M	M, reg			Ν	Z	
MUL	Multiply	X,A = X * A	A, X, Y	X, Y, A	0				0
NEG	Negate (2's compl)	neg \$10	reg, M				Ν	Z	С
NOP	No Operation								
OR	OR operation	A=A+M	А	М			Ν	Z	
POP	Pop from the Stack	pop reg	reg	М					
		pop CC	CC	М	Н	I	Ν	Z	С
PUSH	Push onto the Stack	push Y	М	reg, CC					
RCF	Reset carry flag	C = 0							0
RET	Subroutine Return								
RIM	Enable Interrupts	I = 0				0			
RLC	Rotate left true C	C <= Dst <= C	reg, M				Ν	Z	С
RRC	Rotate right true C	C => Dst => C	reg, M				Ν	Z	С
RSP	Reset Stack Pointer	S = Max allowed							
SBC	Subtract with Carry	A = A - M - C	А	М			Ν	Z	С
SCF	Set carry flag	C = 1							1
SIM	Disable Interrupts	l = 1				1			
SLA	Shift left Arithmetic	C <= Dst <= 0	reg, M				Ν	Z	С
SLL	Shift left Logic	C <= Dst <= 0	reg, M				Ν	Z	С
SRL	Shift right Logic	0 => Dst => C	reg, M				0	Z	С
SRA	Shift right Arithmetic	Dst7 => Dst => C	reg, M				Ν	Z	С
SUB	Subtraction	A = A - M	А	М			Ν	Z	С
SWAP	SWAP nibbles	Dst[74] <=> Dst[30]	reg, M				Ν	Z	
TNZ	Test for Neg & Zero	tnz lbl1					Ν	Z	
TRAP	S/W trap	S/W interrupt				1			
WFI	Wait for Interrupt					0			
XOR	Exclusive OR	A = A XOR M	А	М			Ν	Z	

Table 54. Instructions (continued)



13 Electrical characteristics

13.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

13.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A=25$ °C and $T_A=T_Amax$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

13.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A=25$ °C, $V_{DD}=5$ V. They are given only as design guidelines and are not tested.


13.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

13.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 52*.

Figure 52. Pin loading conditions




13.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 53*.







13.2 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: Directly connecting the \overline{RESET} and I/O pins to V_{DD} or V_{SS} could damage the device if an unintentional internal reset is generated or an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee safe operation, this connection has to be done through a pull-up or pull-down resistor (typical: 4.7 k Ω for \overline{RESET} , 10 k Ω for I/Os). Unused I/O pins must be tied in the same way to V_{DD} or V_{SS} according to their reset configuration.

S	ymbol	Ratings	Maximum value	Unit
V _C	_{DD} - V _{SS}	Supply voltage	6.0	
V	(1)(2)	Input voltage on true open drain pins	V _{SS-} 0.3 to 6.0	V
V	IN	Input voltage on any other pin	V_{SS} -0.3 to V_{DD} +0.3	
V _E	SD(HBM)	Electrostatic discharge voltage (Human Body model)	Section 13.7.3	

Table 55. Voltage characteristics

 Directly connecting the RESET and I/O pins to V_{DD} or V_{SS} could damage the device if an unintentional internal reset is generated or an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee safe operation, this connection has to be done through a pull-up or pull-down resistor (typical: 4.7 kΩ for RESET, 10 kΩ for I/Os). Unused I/O pins must be tied in the same way to VDD or VSS according to their reset configuration.

2. $I_{INJ(PIN)}$ must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the $I_{INJ(PIN)}$ value. A positive injection is induced by V_{IN} - V_{DD} while a negative injection is induced by V_{IN} - V_{SS} . For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected.



Symbol	Ratings	Maximum value	Unit	
I _{VDD}	Total current into V_{DD} power lines (source) ⁽¹⁾	80		
I _{VSS}	Total current out of V_{SS} ground lines (sink) ⁽¹⁾	80		
	Output current sunk by any standard I/O and control pin	25		
I _{IO}	Output current sunk by any high sink I/O pin	50		
	Output current source by any I/Os and control pin	- 25	mA	
	Injected current on V _{PP} pin	± 5	1	
ı (2)(3)	Injected current on RESET pin	± 5		
I _{INJ(PIN)} ⁽²⁾⁽³⁾	Injected current on OSCIN and OSCOUT pins	± 5		
	Injected current on any other pin ⁽⁴⁾⁽⁵⁾	± 5		
$\Sigma I_{\rm INJ(PIN)}^{(2)}$	Total injected current (sum of all I/O and control pins) ⁽⁴⁾	± 20		
I _{INJ(PIN)} ⁽²⁾⁽³⁾	Negative injected current to PB0 (10 mA)/AIN0 pin	- 80	μA	

Table 56. **Current characteristics**

1. All power (V_{DD}) and ground (V_{SS}) lines must be connected to the external supply.

 $I_{INJ(PIN)}$ must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the $I_{INJ(PIN)}$ value. A positive injection is induced by V_{IN} - V_{DD} while a negative injection is induced by V_{IN} - V_{SS} . For true open-drain pads, there is no positive injection current, and the corresponding V_{IN} maximum must always be respected. 2.

3. Negative injection disturbs the analog performance of the device. In particular, it induces leakage currents throughout the device including the analog inputs. To avoid undesirable effects on the analog functions, care must be taken:

Analog input pins must have a negative injection less than 0.8 mA (assuming that the impedance of the analog voltage is lower than the specified limits)
 Pure digital pins must have a negative injection less than 1.6mA. In addition, it is recommended to inject

the current as far as possible from the analog input pins.

- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the
 positive and negative injected currents (instantaneous values). These results are based on characterization with $\mathcal{D}_{I_{NJ}(PIN)}$ maximum current injection on four I/O port pins of the device.
- 5. True open drain I/O port pins do not accept positive injection.

Table 57. Thermal characteristics


Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
Тյ	Maximum junction temperature	See Section 14.2: Thermal characteristics for T _{Jmax}	




13.3 Operating conditions

Table 58. General operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD}	Operating Supply Voltage	f _{CPU} = 8 MHz	4	5	5.5	
V _{DDA}	Analog reference voltage		V_{DD}	-	V_{DD}	V
V _{SSA}	Analog reference voltage		V_{SS}	-	V_{SS}	
f	Operating frequency	f _{OSC} = 24 MHz	-	-	8	MHz
[†] CPU		f _{OSC} = 12 MHz	-	-	4	
T _A	Ambient temperature range		0	-	70	°C





13.3.1 Operating conditions with low voltage detector (LVD)

Subject to general operating conditions for V_{DD} , f_{CPU} , and T_A . Refer to *Figure 12 on page 33*.

Table 59.Operating conditions with LVD

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IT+}	Low voltage reset threshold (V _{DD} rising)	V _{DD} max. variation 50 V/ms	3.4	3.7	4.0	v
V _{IT-}	Low voltage reset threshold (V _{DD} falling)	V _{DD} max. variation 50V/ms	3.2	3.5	3.8	V
V _{hyst}	Hysteresis (V _{IT+} - V _{IT-}) ⁽¹⁾		100	175	220	mV
Vt _{POR}	V _{DD} rise time rate ⁽²⁾		0.5	-	50	V/ms

1. Guaranteed by characterization - not tested in production.

2. The V_{DD} rise time rate condition is needed to insure a correct device power-on and LVD reset. Not tested in production.



13.4 Supply current characteristics

The following current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for Halt mode for which the clock is stopped).

Table 60. Supply current characteristics


Symbol	Parameter	Conditio	ns	Тур	Max	Unit
$\Delta I_{DD(\Delta Ta)}$	Supply current variation vs. temperature	Constant V_{DD} and f_{CPL}	J	-	10 ⁽¹⁾	%
	CPU Run mode	1/Os in input mode	f _{CPU} = 4 MHz	7.5	9 ⁽²⁾⁽¹⁾	*
	CFO Run mode	I/Os in input mode	f _{CPU} = 8 MHz	10.5	13 ⁽²⁾	mA
-	CPU Wait mode		f _{CPU} = 4 MHz	6	8 ⁽¹⁾	mA
I _{DD}	CFO Wait mode		f _{CPU} = 8 MHz	8.5	11 ⁽²⁾	ШA
	CPU Halt mode ⁽³⁾	LVD disabled		25	40 ⁽¹⁾	μA
	USB Suspend mode ⁽⁴⁾	LVD disabled	100	120	μA	
l		LVD enabled	230	-		

1. Not tested in production, guaranteed by characterization.

2. Oscillator and watchdog running. All others peripherals disabled.

- 3. USB Transceiver and ADC are powered down.
- 4. CPU in Halt mode. Current consumption of external pull-up (1.5Kohms to USBVCC) and pull-down (15Kohms to V_{SSA}) not included.










Figure 56. Typ. I_{DD} in Wait at f_{CPU}= 4 and 8 MHz

13.5 Clock and timing characteristics

Subject to general operating conditions for V_{DD} , f_{CPU} , and T_A .

Table 61. General timings

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
t _{c(INST)}	Instruction cycle time	f _{CPU} =8 MHz	2	3	12	t _{CPU}
			250	375	1500	ns
+	Interrupt reaction time ⁽²⁾	f _{CPU} =8 MHz	10	-	22	t _{CPU}
	$t_{v(IT)} = \Delta t_{c(INST)} + 10 t_{CPU}$		1.25	-	2.75	μS

1. Data based on typical application software.

2. Time measured between interrupt event and interrupt vector fetch. $\Delta t_{c(INST)}$ is the number of t_{CPU} cycles needed to finish the current instruction execution.

Table 62. Control timing characteristics

Symbol	Parameter	Conditions		Unit		
Symbol	Falameter	Conditions	Min	Тур.	Max	Unit
f _{OSC}	Oscillator frequency		-	-	24	MHz
f _{CPU}	Operating frequency		-	-	8	MHz
t _{RL}	External reset input pulse width		2520	-	-	ns
t _{PORL}	Internal power reset duration		4096	-	-	t _{CPU}
twdgl	Watchdog or low voltage reset output pulse width		200	300	-	ns



Table 62. Control timing characteristics

t _{WDG}	Watchdog timeout	f _{CPU} = 8MHz	49152	-	3145728	t _{CPU}
			6.144	-	393.216	ms
t _{OXOV}	Crystal oscillator startup time		20 ⁽¹⁾	30	40 ⁽¹⁾	ms
t _{DDR}	Power up rise time	from $V_{DD} = 0$ to 4 V	-	-	100 ⁽¹⁾	ms


1. Not tested in production, guaranteed by characterization.

Table 63.External clock source

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OSCINH}	OSCIN input pin high level voltage		$0.7 \mathrm{xV}_{\mathrm{DD}}$	-	V _{DD}	V
VOSCINL	OSCIN input pin low level voltage		V _{SS}	-	$0.3 \mathrm{xV}_{\mathrm{DD}}$	
t _{w(OSCINH)} t _{w(OSCINL)}	OSCIN high or low time ⁽¹⁾	see Figure 57	15	-	-	ns
t _{r(OSCIN)} t _{f(OSCIN)}	OSCIN rise or fall time ⁽¹⁾		-	-	15	
١L	OSCx input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μA

1. Data based on design simulation and/or technology characteristics, not tested in production.

Figure 57. Typical application with an external clock source








Figure 58. Typical application with a crystal resonator

13.6 Memory characteristics

Subject to general operating conditions for $f_{\mbox{CPU}}$, and $T_{\mbox{A}}$ unless otherwise specified.

Table 64. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{RM}	Data retention mode ⁽¹⁾	Halt mode (or RESET)	2.0	-	-	V

1. Guaranteed by design. Not tested in production.

13.6.1 Flash memory

Operating Conditions: $f_{CPU} = 8$ MHz.


Table 65.Dual voltage Flash memory⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{CPU}		Read mode	-	-	8	
	Operating frequency	Write / Erase mode, T _A =25 °C	-	-	8	MHz
V _{PP}	Programming voltage	$4.0 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	11.4	-	12.6	V
I _{PP}	V _{PP} current	Write / Erase	-	30	-	mA
t _{VPP}	Internal V_{PP} stabilization time		-	10	-	μs
t _{RET}	Data retention	$T_A \le 5.5^{\circ}C$	40	-	-	years
N _{RW}	Write/erase cycles	T _A =25 °C	100	-	-	cycles

1. Refer to the Flash programming reference manual for the typical HDFlash programming and erase timing values.



Figure 59. Two typical applications with V_{PP} pin



1. When the ICP mode is not required by the application, V_{PP} pin must be tied to $V_{\text{SS}}.$



13.7 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

13.7.1 Functional EMS (electromagnetic susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- **ESD**: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations:

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the RESET pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V _{DD} =5 V, T _A =+25 °C, f _{OSC} =8 MHz, SDIP32 conforms to IEC 1000-4-2	4B
V _{FFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{DD} pins to induce a functional disturbance	V _{DD} =5 V, T _A =+25 °C, f _{OSC} =8 MHz, SDIP32 conforms to IEC 1000-4-4	4A

Table 66. EMC characteristics



13.7.2 Electromagnetic Interference (EMI)

Based on a simple application running on the product (toggling 2 LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/3 which specifies the board and the loading of each pin.

Symbol	Parameter	Conditions frequent		Мах vs. [fosc/fcpu] 16/8 МНz 36	Unit
			band	16/8 MHz	
S _{EMI} I	Peak level ⁽¹⁾	Peak level ⁽¹⁾ V _{DD} =5 V, T _A =+25 °C, SDIP32 package conforming to SAE J 1752/3 ⁽²⁾	0.1 MHz to 30 MHz	36	
			30 MHz to 130 MHz	39	dBµV
			130 MHz to 1 GHz	26	
			SAE EMI Level	3.5	-

Table 67. EMI characteristics

1. Data based on characterization results, not tested in production.

2. Refer to application note AN1709 for data on other package types.

13.7.3 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, and LU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts*(n+1) supply pin). This test conforms to the JESD22-A114A/A115A standard.

Table 68. Absolute maximum ratings

Symbol	Ratings	Conditions	Maximum value ⁽¹⁾	Unit	
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A =+25 °C	2000	V	

1. Data based on characterization results, not tested in production.

Static latchup (LU)

3 complementary static tests are required on 10 parts to assess the latchup performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.



Symbol	Parameter	Conditions	Class ⁽¹⁾
LU	Static latchup class	T _A =+25 °C	А

Table 69. Electrical sensitivities

1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard).

13.8 I/O port pin characteristics

Subject to general operating conditions for V_{DD}, f_{CPU}, and T_A unless otherwise specified.

Table 70.General characteristics

Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
V _{IL}	Input low level voltage			-	-	0.3xV _{DD}	v
V _{IH}	Input high level voltage			0.7xV _{DD}	-	-	v
M	Input voltage	True open o	True open drain I/O pins Other I/O pins		-	6.0	v
V _{IN}	Input voltage	Other I/O p			-	V _{DD}	v
V _{hys}	Schmitt trigger voltage hysteresis			-	400	-	mV
١ _L	Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$		-	-	±1	
۱ _S	Static current consumption induced by each floating input pin ⁽¹⁾	Floating inp	Floating input mode		400	-	μA
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	V _{IN} =V _{SS}	V _{DD} =5 V	50	90	120	kΩ
C _{IO}	I/O pin capacitance			-	5	-	pF
t _{f(IO)out}	Output high to low level fall time	C ₁ =50pF		-	25	-	20
t _{r(IO)out}	Output low to high level rise time	Between 10	0% and 90%	-	25	-	ns
t _{w(IT)in}	External interrupt pulse time ⁽³⁾			1	-	-	t _{CPU}

 Configuration not recommended, all unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor (see *Figure 60*). Static peak current value taken at a fixed V_{IN} value, based on design simulation and technology characteristics, not tested in production. This value depends on V_{DD} and temperature values.

 The R_{PU} pull-up equivalent resistor is based on a resistive transistor (corresponding I_{PU} current characteristics described in Figure 61).

3. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.







Figure 61. Typ. I_{PU} vs. V_{DD}




Figure 62. Typ. R_{PU} vs. V_{DD}






Table 71.	Output driving	current
-----------	----------------	---------

Symbol	Parameter	Conditions		Min	Max	Unit
	Output low level voltage for a standard I/O pin when up to 8 pins are sunk at the same time, Port A0, Port A(3:7), Port C(0:2), Port D(0:7)		I _{IO} =+1.6 mA	-	0.4	
V _{OL} ⁽¹⁾	Output low level voltage for a high sink I/O pin when up to 4 pins are sunk at the same time, Port B(0:7)	> I _{IO} =+10 mA		-	1.3	V
	Output low level voltage for a very high sink I/O pin when up to 2 pins are sunk at the same time, Port A1, Port A2		I _{IO} =+25 mA	-	1.5	
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin		I _{IO} =-10 mA	V _{DD} -1.3 ⁽³⁾	-	
•OH`	when up to 8 pins are sourced at same time		I _{IO} =-1.6 mA	V _{DD} -0.8	-	

1. The I_{IO} current sunk must always respect the absolute maximum rating specified in *Section 13.2* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS} .

2. The I_{IO} current sourced must always respect the absolute maximum rating specified in Section 13.2 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD}. True open drain I/O pins does not have V_{OH}.

3. The minimum V_{OH} value (with I_{IO}=-10mA) depends on the chosen device type. For Flash devices, min = V_{DD} - 1.3 V and for ROM devices, min = V_{DD} - 1.7 V




Figure 63. V_{OL} standard V_{DD}=5 V



Figure 64. V_{OL} high sink V_{DD} =5 V






Figure 65. V_{OL} very high sink V_{DD} =5 V







152/186


















Figure 69. |V_{DD}-V_{OH}| @ V_{DD}=5 V (low current)










Figure 70. |V_{DD}-V_{OH}| @ V_{DD}=5 V (high current)










Figure 72. |V_{DD}-V_{OH}| @ I_{IO}=10 mA (high current)

13.9 Control pin characteristics

Subject to general operating conditions for $V_{\text{DD}},\,f_{\text{CPU}},\,\text{and}\,\,T_{\text{A}}$ unless otherwise specified.

Table 72. Asynchronous RE	SET pin
---------------------------	---------

Symbol	Parameter	Con	ditions	Min	Тур	Мах	Unit
V _{IH}	Input high level voltage			0.7xV _{DD}	-	V _{DD}	V
V _{IL}	Input low voltage			V _{SS}	-	0.3xV _D	V
V _{hys}	Schmitt trigger voltage hysteresis ⁽¹⁾			-	400	-	mV
V _{OL}	Output low level voltage ⁽²⁾	V _{DD} =5 V	I _{IO} =5 mA	-	-	0.8	v
VOL	Output low level voltage	VDD-2 V	I _{IO} =7.5 mA	-	-	1.3	v
R _{ON}	Weak pull-up equivalent resistor	V _{IN} =V _{SS}	V _{DD} =5 V	50	80	100	kΩ
tw(RSTL)out	Generated reset pulse duration	External pin or internal reset sources		-	6 30	-	1/f _{SFOSC} μs
t _{h(RSTL)in}	External reset pulse hold time ⁽⁴⁾			5	-	-	μs

1. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested.

2. The I_{IO} current sunk must always respect the absolute maximum rating specified in Section 13.2 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

3. The R_{ON} pull-up equivalent resistor is based on a resistive transistor. This data is based on characterization results, not tested in production.

4. To guarantee the reset of the device, a minimum pulse has to be applied to $\overline{\text{RESET}}$ pin. All short pulses applied on $\overline{\text{RESET}}$ pin with a duration below $t_{h(\text{RSTL})in}$ can be ignored.




Figure 73 and *Figure 74* show the reset circuit which protects the device against parasitic resets:

- The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device can be damaged when the ST7 generates an internal reset (LVD or watchdog).
- Whatever the reset source is (internal or external), the user must ensure that the level on the RESET pin can go below the V_{IL} max. level specified in *Section Table 72.: Asynchronous RESET pin*. Otherwise the reset will not be taken into account internally.
- Because the reset circuit is designed to allow the internal reset to be output in the RESET pin, the user must ensure that the current sunk on the RESET pin is less than the absolute maximum value specified for I_{INJ(RESET)} in *Section Table 56.: Current characteristics*.

When the LVD is enabled:

- It is recommended not to connect a pull-up resistor or capacitor. A 10 nF pull-down capacitor is required to filter noise on the reset line.
- In case a capacitive power supply is used, it is recommended to connect a 1 MΩ pulldown resistor to the RESET pin to discharge any residual voltage induced by the capacitive effect of the power supply (this will add 5 µA to the power consumption of the MCU).
- Tips when using the LVD:
 - a) Check that all recommendations related to ICCCLK and reset circuit have been applied (see notes above).
 - b) Check that the power supply is properly decoupled (100 nF + 10 μ F close to the MCU). Refer to AN1709 and AN2017. If this cannot be done, it is recommended to put a 100 nF + 1 M Ω pull-down on the RESET pin.
 - c) The capacitors connected on the $\overline{\text{RESET}}$ pin and also the power supply are key to avoid any start-up marginality. In most cases, steps a) and b) above are sufficient for a robust solution. Otherwise: replace 10 nF pull-down on the $\overline{\text{RESET}}$ pin with a 5 µF to 20 µF capacitor.

Figure 73. RESET pin protection when LVD is enabled








Figure 74. RESET pin protection when LVD is disabled

13.10 Communication interface characteristics

13.10.1 USB interface

Operating conditions $T_A = 0$ to +70 °C, $V_{DD} = 4.0$ to 5.25 V unless otherwise specified.

Table 73.USB DC characteristics


Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{DI}	Differential input sensitivity	I(D+, D-)	0.2	-	
V _{CM}	Differential common mode range	Includes V _{DI} range	0.8	2.5	
V _{SE}	Single ended receiver threshold		0.8	2.0	V ⁽¹⁾
V _{OL}	Static output low	${\sf R_L}^{(2)} {\sf of} \ 1.5 \ {\sf K} \Omega \ {\sf to} \ 3.6 \ {\sf V}$	-	0.3	V. /
V _{OH}	Static output high	${\sf R_L}^{(2)}$ of 15 K Ω to ${\sf V}_{SS}$	2.8	3.6	
USBV	USBVCC: voltage level ⁽³⁾	V _{DD} =5 V	3.00	3.60	

1. All the voltages are measured from the local ground potential.

2. $\ R_L$ is the load connected on the USB drivers.

3. To improve EMC performance (noise immunity), it is recommended to connect a 100nF capacitor to the USBVCC pin.







Symbol	Parameter	Conditions	Min	Мах	Unit		
	Driver characteristics:		-	-			
+	Rise time	C _L =50 pF ⁽¹⁾	75	-	ns		
t _r	Rise lime	C _L =600 pF ⁽¹⁾	-	300	ns		
		C _L =50 pF ⁽¹⁾	75	-	ns		
t _f	Fall Time	C _L =600 pF ⁽¹⁾	-	300	ns		
t _{rfm}	Rise/ fall time matching	t _r /t _f	80	120	%		
V _{CRS}	Output signal crossover voltage		1.3	2.0	V		

 Table 74.
 USB low-speed electrical characteristics

1. For more detailed information, please refer to Chapter 7 (Electrical) of the USB specification (version 1.1).

13.10.2 SCI interface

Subject to general operating condition for $V_{\text{DD}},\,f_{\text{CPU}},$ and T_{A} unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (RDI and TDO).

Table 75.	SCI characteristics

		Conditions					
Symbol	Parameter	f _{CPU}	Accuracy vs. standard	Prescaler	Standard	Baud Rate	Unit
f _{Tx} f _{Rx}	Communication frequency	8 MHz	~0.16%	Conventional mode TR (or RR)=128, PR=13 TR (or RR)= 32, PR=13 TR (or RR)= 16, PR=13 TR (or RR)= 8, PR=13 TR (or RR)= 4, PR=13 TR (or RR)= 16, PR= 3 TR (or RR)= 2, PR=13 TR (or RR)= 1, PR=13	300 1200 2400 4800 9600 10400 19200 38400	~300.48 ~1201.92 ~2403.84 ~4807.69 ~9615.38 ~10416.67 ~19230.77 ~38461.54	Hz



13.10.3 I²C interface

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SDAI and SCLI).

The ST7 I^2C interface meets the requirements of the standard I^2C communication protocol described in the following table.

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

Symbol	Parameter		rd mode C ⁽¹⁾	Fast mode	Unit	
		Min	Max	Min	Мах	
t _{w(SCLL)}	SCL clock low time	4.7	-	1.3	-	
t _{w(SCLH)}	SCL clock high time	4.0	-	0.6	-	μs
t _{su(SDA)}	SDA setup time	250	-	100	-	
t _{h(SDA)}	SDA data hold time	0 ⁽³⁾	-	0 ⁽⁴⁾	900 ⁽³⁾	
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time	-	1000	20+0.1C _b	300	ns
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time	-	300	20+0.1C _b	300	
t _{h(STA)}	START condition hold time	4.0	-	0.6	-	
t _{su(STA)}	Repeated START condition setup time	4.7	-	0.6	-	μs
t _{su(STO)}	STOP condition setup time	4.0	-	0.6	-	μs
t _{w(STO:S} TA)	STOP to START condition time (bus free)	4.7	-	1.3	-	μs
Cb	Capacitive load for each bus line	-	400	-	400	pF

Table 76. I²C characteristics

1. Data based on standard I²C protocol requirement, not tested in production.

 At 4 MHz f_{CPU}, max.I²C speed (400 kHz) is not achievable. In this case, max. I²C speed will be approximately 260 KHz.

3. The maximum hold time of the START condition has only to be met if the interface does not stretch the low period of SCL signal.

4. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.






Figure 76. Typical application with I²C bus and timing diagram

1. Measurement points are done at CMOS levels: $0.3 x V_{\text{DD}}$ and $0.7 x V_{\text{DD}}.$



Table 77 gives the values to be written in the I2CCCR register to obtain the required I^2C SCL line frequency.

Table 77.	SCL frequency ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾)
-----------	---------------------------------------	---

	I2CCCR Value								
f _{SCL}		f _{CPU} =4 MHz				f _{CPU} =	8 MHz		
(kHz)	V _{DD} =	: 4.1 V	V _{DD} = 5 V		V _{DD} = 4.1 V		V _{DD} = 5 V		
	R_P=3.3 k Ω	R_P=4.7 k Ω							
400	NA	NA	NA	NA	83h	83	83h	83h	
300	NA	NA	NA	NA	85h	85h	85h	85h	
200	83h	83h	83h	83h	8Ah	89h	8Ah	8Ah	
100	10h	10h	10h	10h	24h	23h	24h	23h	
50	24h	24h	24h	24h	4Ch	4Ch	4Ch	4Ch	
20	5Fh	5Fh	5Fh	5Fh	FFh	FFh	FFh	FFh	

1. Legend: R_P = External pull-up resistance; $f_{SCL} = I^2C$ speed; NA = not achievable.

2. The above variations depend on the accuracy of the external components used.

3. For speeds around 200 kHz, achieved speed can have $\pm 5\%$ tolerance.

4. For other speed ranges, achieved speed can have $\pm 2\%$ tolerance.

13.11 8-bit ADC

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

Table 78.	8-bit ADC characteristics
-----------	---------------------------


Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
f _{ADC}	ADC clock frequency		-	-	4	MHz
V _{AIN}	Conversion range voltage ⁽²⁾		V_{SSA}	-	V_{DDA}	V
R _{AIN}	External input resistor		-	-	10 ⁽³⁾	кΩ
C _{ADC}	Internal sample and hold capacitor		-	6	-	pF
t _{STAB}	Stabilization time after ADC enable			0 ⁽⁴⁾		μs
	Conversion time (Sample+Hold)	f _{CPU} =8 MHz, f _{ADC} =2 MHz	6			1
t _{ADC}	Sample capacitor loading timeHold conversion time		4 8			1/f _{ADC}

1. Unless otherwise specified, typical data are based on $T_A{=}25^\circ\text{C}$ and $V_{DD}{-}V_{SS}{=}5V.$

2. When V_{DDA} and V_{SSA} pins are not available on the pinout, the ADC refer to V_{DD} and V_{SS}

- 3. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than $10k\Omega$). Data based on characterization results, not tested in production.
- 4. The stabilization time of the AD converter is masked by the first t_{LOAD} . The first conversion after the enable is then always valid.








Table 79. ADC accuracy with V_DD=5 V, f_CPU= 8 MHz, f_ADC=4 MHz, R_AIN< 10 $\kappa\Omega$

Symbol	Parameter	Тур	Max ⁽¹⁾⁽²⁾
IE _T I	Total unadjusted error ⁽³⁾	1.5	2
IE _{OI}	Offset error ⁽³⁾	0.5	1
IE _{GI}	Gain Error ⁽³⁾	0.5	1.5
IE _D I	Differential linearity error ⁽³⁾	1	1.5
ΙΕ _L Ι	Integral linearity error ⁽³⁾	1	1.5

1. Data based on characterization results over the whole temperature range, not tested in production.

2. Data based on characterization results, to guarantee 99.73% within ± max value from 0 to 70 °C (± 3s distribution limits).

3.

ADC Accuracy vs. Negative Injection Current: For I_{INJ}=0.8mA, the typical leakage induced inside the die is 1.6μA and the effect on the ADC accuracy is a loss of 1 LSB for each 10KΩ increase of the external analog source impedance. This effect on the ADC accuracy has been observed under worst-case conditions for injection: - negative injection

- injection to an input with analog capability, adjacent to the enabled Analog input

- at 5V V_{DD} supply, and worst case temperature.






Figure 78. ADC accuracy characteristics

1. (1) Example of an actual transfer curve; (2) The ideal transfer curve; (3) End point correlation line.



^{2.} E_T =Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. E_0 =Offset Error: deviation between the first actual transition and the first ideal one. E_G =Gain Error: deviation between the last ideal transition and the last actual one. E_D =Differential Linearity Error: maximum deviation between actual steps and the ideal one. E_L =Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.

14 Package characteristics

In order to meet environmental requirements, ST offers this device in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: <u>www.st.com</u>. ECOPACK[®] is an ST trademark.



14.1 Package mechanical data

Figure 79. 32-pin plastic dual in-line package, shrink 400-mil width, package outline




 Table 80.
 32-pin plastic dual in-line package, shrink 400-mil width, package mechanical data

Dim		mm			inches ⁽¹⁾			
Dim.	Min	Тур	Max	Min	Тур	Мах		
А	3.560	3.760	5.080	0.1400	0.1480	0.2000		
A1	0.510			0.0200				
A2	3.050	3.560	4.570	0.1200	0.1400	0.1800		
b	0.360	0.460	0.580	0.0140	0.0180	0.0230		
b1	0.760	1.020	1.400	0.0300	0.0400	0.0550		
С	0.200	0.250	0.360	0.0080	0.0100	0.0140		
D	27.430		28.450	1.0800	1.1000	1.1200		
Е	9.910	10.410	11.050	0.3900	0.4100	0.4350		
E1	7.620	8.890	9.400	0.3000	0.3500	0.3700		
е		1.780			0.0700			
eA		10.160			0.4000			
eB			12.700			0.5000		
eC			1.400			0.0550		
L	2.540	3.050	3.810	0.1000	0.1200	0.15000		
			Numbe	er of pins				
Ν				32				






Figure 80. 34-pin plastic small outline package, 300-mil width, package outline

Table 81. 34-pin plastic small outline package, 300-mil width, package mechanical data

Dim		mm			inches ⁽¹⁾			
Dim.	Min	Тур	Max	Min	Тур	Max		
А	2.464		2.642	0.0970		0.1040		
A1	0.127		0.292	0.0050		0.0120		
В	0.356		0.483	0.0140		0.0190		
С	0.231		0.318	0.0090		0.0130		
D	17.729		18.059	0.6980		0.7110		
E	7.417		7.595	0.2920		0.2990		
е		1.016			0.0400			
Н	10.160		10.414	0.4000		0.4100		
h	0.635		0.737	0.0250		0.0290		
α	0°		8°	0°		8°		
L	0.610		1.016	0.0240		0.0400		
		Number of pins						
Ν			3	34				






Figure 81. 24-pin plastic small outline package, 300-mil width package outline

Table 82.	24	24-pin plastic small outline package, 300-mil width package mechanical data						
Dim		mm	inches ⁽¹⁾					

Dim.		mm				
Dim.	Min	Тур	Max	Min	Тур	Max
А	2.350		2.650	0.0930		0.1040
A1	0.100		0.300	0.0040		0.0120
В	0.330		0.510	0.0130		0.0200
С	0.230		0.320	0.0090		0.0130
D	15.200		15.600	0.5990		0.6140
E	7.400		7.600	0.2910		0.2990
е		1.270			0.0500	
Н	10.000		10.650	0.3940		0.4190
h	0.250		0.750	0.0100		0.0300
α	0°		8°	0°		8°
L	0.400		1.270	0.0160		0.0500
ddd	0.100				0.0040	
			Numbe	er of pins		
Ν	24					







Figure 82. 48-pin	low profile quad	flat package outline
-------------------	------------------	----------------------

Table 83.	48-pin low profile quad flat package mechanical data
-----------	--

Dim.		mm			inches ⁽¹⁾		
Dini.	Min	Тур	Max	Min	Тур	Max	
А			1.600			0.0630	
A1	0.050		0.150	0.0020		0.0060	
A2	1.350	1.400	1.450	0.0530	0.0551	0.0570	
b	0.170	0.220	0.270	0.0070	0.0087	0.0110	
С	0.090		0.200	0.0040		0.0080	
D	8.800	9.000	9.200	0.3465	0.3543	0.3622	
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
D3		5.500			0.2165		
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622	
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835	
E3		5.500			0.2165		
е		0.500			0.0197		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1		1.000			0.0394		
θ	0°	3.5°	7 °	0°	3.5°	7°	
ccc		0.080			0.0031		
		Number of pins					
Ν		48					







Dim.		mm			inches ⁽¹⁾			
	Min	Тур	Max	Min	Тур	Мах		
А	0.800	0.900	1.000	0.0315	0.0354	0.0394		
A1		0.020	0.050		0.0008	0.0020		
A2		0.650	1.000		0.0260	0.0390		
A3		0.200			0.0080			
b	0.180	0.250	0.300	0.0070	0.0100	0.0120		
D	5.850	6.000	6.150	0.2300	0.2360	0.2420		
D2	2.750	2.90	3.050	0.1080	0.1140	0.1200		
Е	5.850	6.000	6.150	0.2300	0.2360	0.2420		
E2	2.750	2.900	3.050	0.1080	0.1140	0.1200		
е		0.500			0.0200			
L	0.300	0.400	0.500	0.0120	0.0160	0.0200		
	Number of pins							
Ν	40							



14.2 Thermal characteristics

Table 85. 1	Thermal	characteristics
-------------	---------	-----------------

Symbol	Ratings	Value	Unit
R _{thJA}	Package thermal resistance (junction to ambient) SDIP32 SO34 SO24 LQFP48 QFN40	60 75 70 80 34	°C/W
PD	Power dissipation ⁽¹⁾	500	mW
T _{Jmax}	Maximum junction temperature ⁽²⁾	150	°C

1. The maximum power dissipation is obtained from the formula $P_D = (T_J - T_A) / R_{thJA}$. The power dissipation of an application can be defined by the user with the formula: $P_D = P_{INT} + P_{PORT}$ where P_{INT} is the chip internal power ($I_{DD} \times V_{DD}$) and P_{PORT} the port power dissipation depending on the ports used in the application.

2. The maximum chip-junction temperature is based on technology characteristics.

14.3 Soldering and glueability information

Recommended glue for SMD plastic packages dedicated to molding compound with silicone:

- Heraeus: PD945, PD955
- Loctite: 3615, 3298



15 Device configuration and ordering information

Each device is available for production in user programmable versions (High Density FLASH).

ST72F63B FLASH devices are shipped to customers with a default content (FFh).

This implies that FLASH devices have to be configured by the customer using the Option Byte while the ROM devices are factory-configured.

15.1 Option byte

The Option Byte allows the hardware configuration of the microcontroller to be selected.

The Option Byte has no address in the memory map and can be accessed only in programming mode using a standard ST7 programming tool. The default contents of the FLASH is fixed to F7h. This means that all the options have "1" as their default value, except LVD.

In ROM devices, the Option Byte is fixed in hardware by the ROM code.

Option Byte

7					0
	 WDG SW	WD HALT	LVD	 OSC 24/12	FMP_R

OPT 7:6 Reserved

- OPT 5 WDGSW Hardware or Software Watchdog
 - This option bit selects the watchdog type.
 - 0: Hardware enabled
 - 1: Software enabled
- OPT 4 WDHALT Watchdog and Halt mode

This option bit determines if a reset is generated when entering Halt mode while the Watchdog is active.

- 0: No Reset generation when entering Halt mode
- 1: Reset generation when entering Halt mode
- OPT 3 LVD Low voltage detector selection This option bit selects the LVD.
 - This option bit selects the
 - 0: LVD enabled
 - 1: LVD disabled Note: Important: on ST7263BK1M1, ST7263BK2M1, ST7263BK2B1, and ST7263BK2B1 ROM devices, this option bit is forced by ST to 0 (LVD
 - always enabled).



OPT 2 Reserved.

- OPT 1 **OSC24/12** Oscillator Selection This option bit selects the clock divider used to drive the USB interface at 6MHz. 0: 24 MHz oscillator
 - 1: 12 Mhz oscillator
- OPT 0 FMP_R Flash memory readout protection

This option indicates if the user flash memory is protected against readout. Readout protection, when selected, provides a protection against program memory content extraction and against write access to Flash memory. Erasing the option bytes when the FMP_R option is selected, causes the whole user memory to be erased first and the device can be reprogrammed. Refer to the ST7 Flash Programming Reference Manual and *Section 4.3.1: Readout protection* for more details.

- 0: Readout protection enabled
- 1: Readout protection disabled

15.2 Device ordering information and transfer of customer code

Customer code is made up of the ROM contents and the list of the selected options (if any). The ROM contents are to be sent on diskette, or by electronic means, with the hexadecimal file in .S19 format generated by the development tool. All unused bytes must be set to FFh.

The selected options are communicated to STMicroelectronics using the correctly completed option list appended (see *Section 15.2*).

Refer to application note AN1635 for information on the counter listing returned by ST after code has been transferred.

The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

Sales type ⁽¹⁾⁽²⁾	Program memory (bytes)	RAM (bytes)	Package
ST72F63BH6T1			LQFP48
ST72F63BD6U1	32K Flash		QFN40
ST72F63BK6M1		1024	SO34
ST72F63BK6B1			SDIP32
ST72F63BE6M1			SO24
ST72F63BH4T1			LQFP48
ST72F63BK4M1	16K Eloch	512	SO34
ST72F63BK4B1	16K Flash	512	SDIP32
ST72F63BE4M1			SO24

Table 86. Supported order codes



Table 86. Supported order codes (continued)						
Sales type ⁽¹⁾⁽²⁾	Program memory (bytes)	RAM (bytes)	Package			
ST72F63BH2T1			LQFP48			
ST72F63BK2U1			QFN40			
ST72F63BK2M1	8K Flash	384	SO34			
ST72F63BK2B1	_		SDIP32			
ST72F63BE2M1	_		SO24			
ST72F63BK1M1			SO34			
ST72F63BK1B1	4K Flash	384	SDIP32			
ST72F63BE1M1	_		SO24			
ST7263BK2M1/xxx		004	SO34			
ST7263BK2B1/xxx	- 8K ROM	384	SDIP32			
ST7263BK1M1/xxx		004	SO34			
ST7263BK1B1/xxx	4K ROM	384	SDIP32			

Table 86. Supported order codes (continued)

1. /xxx stands for the ROM code name assigned by STMicroelectronics.

2. Contact ST sales office for FASTROM product availability.

15.3 Development tools

Development tools for the ST7 microcontrollers include a complete range of hardware systems and software tools from STMicroelectronics and third-party tool suppliers. The range of tools includes solutions to help you evaluate microcontroller peripherals, develop and debug your application, and program your microcontrollers.

15.3.1 Evaluation tools and starter kits

ST offers complete, affordable **starter kits** and full-featured **evaluation boards** that allow you to evaluate microcontroller features and quickly start developing ST7 applications. Starter kits are complete, affordable hardware/software tool packages that include features and samples to to help you quickly start developing your application. ST evaluation boards are open-design, embedded systems, which are developed and documented to serve as references for your application design. They include sample application software to help you demonstrate, learn about and implement your ST7's features.

15.3.2 Development and debugging tools

Application development for ST7 is supported by fully optimizing **C Compilers** and the **ST7 Assembler-Linker** toolchain, which are all seamlessly integrated in the ST7 integrated development environments in order to facilitate the debugging and fine-tuning of your application. The Cosmic C Compiler is available in a free version that outputs up to 16K of code.

The range of hardware tools includes full-featured **ST7-EMU3 series emulators** and the low-cost **RLink** in-circuit debugger/programmer. These tools are supported by the **ST7 Toolset** from STMicroelectronics, which includes the STVD7 integrated development



environment (IDE) with high-level language debugger, editor, project manager and integrated programming interface.

15.3.3 Programming tools

During the development cycle, the **ST7-EMU3 series emulators** and the **RLink** provide incircuit programming capability for programming the Flash microcontroller on your application board.

In addition ST provides dedicated programming tools including the **ST7-EPB programming boards**, which include all the sockets required to program any of the devices in a specific ST7 sub-family.

For production programming of ST7 devices, ST's third-party tool partners also provide a complete range of gang and automated programming solutions, which are ready to integrate into your production environment.

15.3.4 Order codes for ST7263Bx development tools

	Development tool of deal boddes for the OT7200Dx family						
мси	Starter kit	Evaluation board	Emulator	In-circuit debugger/programmer	Dedicated programmer		
ST7263Bx	ST72F63B- SK/RAIS	ST7MDTULS -EVAL	ST7MDTU3- EMU3	STX-RLINK	ST7MDTU3- EPB		

Table 87. Development tool order codes for the ST7263Bx family

For additional ordering codes for spare parts and accessories, refer to the online product selector at www.st.com/mcu.



Figure 84. Option list

Customer: Address:				· · · · · · · · · ·	
	· · · · · · · · ·	 		· · · · · · · · · · · · · · · · · · ·	
	be sent in .S19 cannot be process				
STMicroelectro	onics references:				
	emory Size/Package			option):	
	4K			16K 	32K
SDIP32: SO34:	[] ST7263BK1B1 [] ST7263BK1M1	[] ST7: [] ST7:	263BK2B1 263BK2M1	Ì	
FLASH	4K		3K	16K 	32K
SO24: SDIP32: SO34: QFN40 LQFP48:	[] ST72F63BE1M1 [] ST72F63BK1B1 [] ST72F63BK1M1 	[] ST7: [] ST7:	2F63BE2M1 2F63BK2B1 2F63BK2M1 2F63BK2U1 2F63BK2U1 2F63BH2T1	[] ST72F63BE4M1 [] ST72F63BK4B1 [] ST72F63BK4B1 [] ST72F63BK4M1 [] ST72F63BH4T1	[] ST72F63BE61 [] ST72F63BK61 [] ST72F63BK61 [] ST72F63BD60 [] ST72F63BD60
DIE FORM:	4K	i a	3K	16K 	32K
24-pin: 32-pin:	[] (as E1M1) [] (as K1B1) [] (as K1M1)	[] (as [] (as [] (as [] (as	E2M1) K2B1) K2M1) H2U1)	[] (as E4M1) [] (as K4B1) [] (as K4M1)] (as H4T1)	[] (as E6M1) [] (as K6B1) [] (as K6M1) [] (as D6U1)
	(check only one op				
Packaged Produ				duct (dice tested	
[] Tape & Ree [] Tube	el (SO package on	-	[] Ink		foil
Authorized cha		ers, dig	its, '.',	es " '-', '/' and spa m of 13 character	
	chdog on: [] Di ed to 0 (LVD alway	[] Rese sabled* ys enable	: ed) for 41	vation [] Hardwa [] No reset [] Enabled* K and 8K ROM devi 1M1, ST72BK2M1 on	ces
Oscillator Sel Readout Protec		[] 24 M [] Disal		[] 12 MHz. [] Enable	d



15.4 ST7 application notes

Table 88. ST7 application notes

Identification	Description		
Application exa	mples		
AN1658	Serial Numbering Implementation		
AN1720	Managing the Readout Protection in Flash Microcontrollers		
AN1755	A High Resolution/precision Thermometer Using ST7 and NE555		
AN1756	Choosing a DALI Implementation Strategy with ST7DALI		
AN1812	A High Precision, Low Cost, Single Supply ADC for Positive and Negative input Voltages		
Example drivers	8		
AN 969	SCI Communication Between ST7 and PC		
AN 971	I ² C Communication Between ST7 and M24Cxx EEPROM		
AN 973	SCI Software Communication with a PC Using ST72251 16-Bit Timer		
AN 974	Real Time Clock with ST7 Timer output Compare		
AN 976	Driving a Buzzer Through ST7 Timer PWM Function		
AN 979	Driving an Analog Keyboard with the ST7 ADC		
AN 980	ST7 Keypad Decoding Techniques, Implementing wakeup on Keystroke		
AN1017	Using the ST7 Universal Serial Bus Microcontroller		
AN1041	Using ST7 PWM Signal to Generate Analog output (Sinusoïd)		
AN1042	ST7 Routine for I ² C Slave mode Management		
AN1044	Multiple Interrupt Sources Management for ST7 MCUs		
AN1045	ST7 S/W Implementation of I ² C Bus Master		
AN1046	UART Emulation Software		
AN1047	Managing Reception Errors with the ST7 SCI Peripherals		
AN1048	ST7 Software LCD Driver		
AN1078	PWM Duty Cycle Switch Implementing True 0% & 100% Duty Cycle		
AN1082	Description of the ST72141 Motor Control Peripherals registers		
AN1083	ST72141 BLDC Motor Control Software and Flowchart Example		
AN1105	ST7 pCAN Peripheral Driver		
AN1129	PWM Management for BLDC Motor Drives Using the ST72141		
AN1130	An Introduction to Sensorless Brushless DC Motor Drive Applications with the ST72141		
AN1148	Using the ST7263 for Designing a USB Mouse		
AN1149	Handling Suspend mode on a USB Mouse		
AN1180	Using the ST7263 Kit to Implement a USB Game Pad		



Table 88. ST7 application notes (continued)				
Identification	Description			
AN1276	BLDC Motor Start Routine for the ST72141 Microcontroller			
AN1321	Using the ST72141 Motor Control MCU in Sensor mode			
AN1325	Using the ST7 USB LOW-SPEED Firmware V4.x			
AN1445	Emulated 16-bit Slave SPI			
AN1475	Developing an ST7265X Mass Storage Application			
AN1504	Starting a PWM Signal Directly at High Level Using the ST7 16-bit Timer			
AN1602	16-bit Timing Operations Using ST7262 or ST7263B ST7 USB MCUs			
AN1633	Device Firmware Upgrade (DFU) Implementation in ST7 Non-USB Applications			
AN1712	Generating a High Resolution Sinewave Using ST7 PWMART			
AN1713	SMBus Slave Driver for ST7 I ² C Peripherals			
AN1753	Software UART Using 12-bit ART			
AN1947	ST7MC PMAC Sine Wave Motor Control Software Library			
General purpos	Se .			
AN1476	Low Cost Power Supply for Home Appliances			
AN1526	ST7FLITE0 Quick Reference Note			
AN1709	EMC Design for ST Microcontrollers			
AN1752	ST72324 Quick Reference Note			
Product evalua	tion			
AN 910	Performance Benchmarking			
AN 990	ST7 Benefits vs Industry Standard			
AN1077	Overview of Enhanced CAN Controllers for ST7 and ST9 MCUs			
AN1086	U435 Can-Do Solutions for Car Multiplexing			
AN1103	Improved B-EMF detection for Low Speed, Low Voltage with ST72141			
AN1150	Benchmark ST72 vs PC16			
AN1151	Performance Comparison Between ST72254 & PC16F876			
AN1278	LIN (Local Interconnect Network) Solutions			
Product migrat	ion			
AN1131	Migrating Applications from ST72511/311/214/124 to ST72521/321/324			
AN1322	Migrating an Application from ST7263 Rev.B to ST7263B			
AN1365	Guidelines for Migrating ST72C254 Applications to ST72F264			
AN1604	How to Use ST7MDT1-TRAIN with ST72F264			
AN2200	Guidelines for Migrating ST7LITE1x Applications to ST7FLITE1xB			
Product optimiz	zation			
AN 982	Using ST7 with Ceramic Resonator			

 Table 88.
 ST7 application notes (continued)

178/186



Identification	Description	
AN1014	How to Minimize the ST7 Power Consumption	
AN1015	Software Techniques for Improving Microcontroller EMC Performance	
AN1040	Monitoring the Vbus Signal for USB Self-Powered Devices	
AN1070	ST7 Checksum Self-Checking Capability	
AN1181	Electrostatic Discharge Sensitive Measurement	
AN1324	Calibrating the RC Oscillator of the ST7FLITE0 MCU Using the Mains	
AN1502	Emulated Data EEPROM with ST7 HDFLASH Memory	
AN1529	Extending the Current & Voltage Capability on the ST7265 VDDF Supply	
AN1530	Accurate Timebase for Low-cost ST7 Applications with Internal RC Oscillator	
AN1605	Using an Active RC to Wakeup the ST7LITE0 from Power Saving mode	
AN1636	Understanding and Minimizing ADC Conversion Errors	
AN1828	PIR (Passive Infrared) Detector Using the ST7FLITE05/09/SUPERLITE	
AN1946	Sensorless BLDC Motor Control and BEMF Sampling Methods with ST7MC	
AN1953	PFC for ST7MC Starter Kit	
AN1971	ST7LITE0 Microcontrolled Ballast	
Programming a	and tools	
AN 978	ST7 Visual DeVELOP Software Key Debugging Features	
AN 983	Key Features of the Cosmic ST7 C-Compiler Package	
AN 985	Executing Code In ST7 RAM	
AN 986	Using the Indirect Addressing mode with ST7	
AN 987	ST7 Serial Test Controller Programming	
AN 988	Starting with ST7 Assembly Tool Chain	
AN1039	ST7 Math Utility Routines	
AN1071	Half Duplex USB-to-Serial Bridge Using the ST72611 USB Microcontroller	
AN1106	Translating Assembly Code from HC05 to ST7	
AN1179	Programming ST7 Flash Microcontrollers in Remote ISP mode (In-situ Programming)	
AN1446	Using the ST72521 Emulator to Debug an ST72324 Target Application	
AN1477	Emulated Data EEPROM with Xflash Memory	
AN1527	Developing a USB Smartcard Reader with ST7SCR	
AN1575	On-Board Programming Methods for XFLASH and HDFLASH ST7 MCUs	
AN1576	In-application Programming (IAP) Drivers for ST7 HDFLASH or XFLASH MCUs	
AN1577	Device Firmware Upgrade (DFU) Implementation for ST7 USB Applications	
AN1601	Software Implementation for ST7DALI-EVAL	
AN1603	Using the ST7 USB Device Firmware Upgrade Development Kit (DFU-DK)	

Table 88. ST7 application notes (con



Identification	Description			
AN1635	ST7 Customer ROM Code Release Information			
AN1754	Data Logging Program for Testing ST7 Applications via I ² C			
AN1796	Field Updates for FLASH Based ST7 Applications Using a PC Comm Port			
AN1900	Hardware Implementation for ST7DALI-EVAL			
AN1904	ST7MC Three-phase AC Induction Motor Control Software Library			
AN1905	ST7MC Three-phase BLDC Motor Control Software Library			
System Optimization				
AN1711	Software Techniques for Compensating ST7 ADC Errors			
AN1827	Implementation of SIGMA-DELTA ADC with ST7FLITE05/09			
AN2009	PWM Management for 3-Phase BLDC Motor Drives Using the ST7FMC			
AN2030	Back EMF Detection During PWM On Time by ST7MC			

Table 88. ST7 application notes (continued)



16 Known limitations

16.1 PA2 limitation with OCMP1 enabled

Description

This limitation affects only Rev B Flash devices (with Internal Sales Type 72F63Bxxxx\$x7); it has been corrected in Rev W Flash devices (with Internal Sales Type 72F63Bxxxxx\$x9).

Note: Refer to Figure 85 on page 183

When output Compare 1 function (OCMP1) on pin PA6 is enabled by setting the OC1E bit in the TCR2 register, pin PA2 is also affected.

In particular, PA2 is switched to its alternate function mode, SCL. As a consequence, the PA2 pin is forced to be floating (steady level of I^2C clock) even if port configuration (PADDR+PADR) has set it as output low. However, it can be still used as an input or can be controlled by the I^2C cell when enabled (where I^2C is available).

16.2 Unexpected RESET fetch

Description

If an interrupt request occurs while a "POP CC" instruction is executed, the interrupt controller does not recognise the source of the interrupt and, by default, passes the RESET vector address to the CPU.

Workaround

To solve this issue, a "POP CC" instruction must always be preceded by a "SIM" instruction.

16.3 USB behavior with LVD disabled

Description

If the LVD is disabled on 4K and 8K ROM devices (ST7263BK1M1, ST72BK2M1, ST7263BKB1, ST7263BK2B1 only), the USB is disabled by hardware. The LVD is consequently forced by ST to '0' (LVD enabled). Refer to the ST7263Bx option list for details.

16.4 I²C multimaster

Description

In multimaster configurations, if the ST7 I^2C receives a START condition from another I^2C master after the START bit is set in the I2CCR register and before the START condition is generated by the ST7 I^2C , it may ignore the START condition from the other I^2C master. In this case, the ST7 master will receive a NACK from the other device. On reception of the NACK, ST7 can send a re-start and Slave address to re-initiate communication



16.5 Halt mode power consumption with ADC on

Description

If the A/D converter is being used when Halt mode is entered, the power consumption in Halt mode may exceed the maximum specified in the datasheet.

Workaround

Switch off the ADC by software (ADON=0) before executing a HALT instruction.

16.6 SCI wrong BREAK duration

Description

A single break character is sent by setting and resetting the SBK bit in the SCICR2 register. In some cases, the break character may have a longer duration than expected:

- 20 bits instead of 10 bits if M=0
- 22 bits instead of 11 bits if M=1.

In the same way, as long as the SBK bit is set, break characters are sent to the TDO pin. This may generate one break more than expected.

Occurrence

The occurrence of the problem is random and proportional to the baudrate. With a transmit frequency of 19200 baud (fCPU=8MHz and SCIBRR=0xC9), the wrong break duration occurrence is around 1%.

Workaround

If this wrong duration is not compliant with the communication protocol in the application, software can request that an Idle line be generated before the break character. In this case, the break duration is always correct assuming the application is not doing anything between the idle and the break. This can be ensured by temporarily disabling interrupts.

The exact sequence is:

- 1. Disable interrupts
- 2. Reset and Set TE (IDLE request)
- 3. Set and Reset SBK (Break Request)
- 4. Re-enable interrupts






The silicon revision can be identified either by Rev letter or obtained via a trace code.

1. Identify the silicon revision letter from either the device package or the box label. For example, "**B**", etc.

2. If the revision letter is not present, obtain the silicon revision by contacting your local ST office with the trace code information printed on either the box label or the device





17 Revision history

Date	Revision	Changes
27-May-05	3	New revision created by merging 32K Flash and non-32K Flash datasheets together. Memory Map, <i>Figure 7</i> , expanded to handle all devices and memory sizes. Operating conditions with LVD values modified, <i>Section 13.3.1: Operating conditions with low voltage detector (LVD)</i> . Supply current characteristics values and notes updated, <i>Section 13.4: Supply current characteristics</i> . IDD Run and Wait graphs replaced, <i>Figure 55</i> and <i>Figure 56 on page 143</i> . Control timing characteristics modified, <i>Section Table 62.: Control timing characteristics</i> . Flash memory table notes and t _{PROG} typical value updated, <i>Section 13.6.1: Flash memory</i> . Notes added for I/O Port Pin Characteristics table, <i>Section Table 70.: General characteristics</i> . Note for R _{PU} modified, removing reference to data characteristics. Note for R _{PU} modified, removing reference to data characteristics of the <i>70.</i> I _{PU} and R _{PU} graphs added, <i>Figure 61</i> and <i>Figure 62 on page 150</i> . Notes updated for USB low speed electrical characteristics. Output voltage/current graphs added, Figures <i>Figure 63.</i> - <i>Figure 72.</i> Thermal Characteristics added for SO24 and TQFP48 packages, <i>Section 14.2: Thermal characteristics</i> . Important note added for OPT 3 Option Byte (LVD), <i>Section 15.1: Option byte</i> . Supported Part Numbers table updated with full sales type codes, <i>Table 86.</i> Option List updated with LVD disabled. Clock block diagram redrawn, <i>Figure 18 on page 36.</i> DFU added to title and features list. Removed unnecessary notes related to Typical Values (already mentioned in <i>Section 13.1.2: Typical values</i>) in electrical characteristic tables sections: <i>Section Table 72.</i> and <i>Section 13.1.1.</i> Added note for max values in ADC Accuracy, <i>Section 13.1.1.</i> Added note for max values in ADC Accuracy, <i>Section 13.1.1.</i> Static Latch Up (LU)
19-Sep-05	4	Flash memory minimum data retention increased to 40 years, Section 13.6.1: Flash memory AF bit text modified concerning SCL, I ² C chapter Section 11.5.7: Register description Reference made to the Flash Programming Reference Manual for Flash timing values Reset pulse generated by WDG changed to 30 μs, Section 11.1: Watchdog timer (WDG) Modified text in Section 11.3: Serial communications interface (SCI), adding Parity error as an interrupt Added ECOPACK information in Section 14: Package characteristics Modified I _S value and corresponding note in Section Table 70.: General characteristics
06-Apr-06	5	32K and 8K QFN40 Packages added 4K SO24 Package added TQFP package renamed to LQFP



Date	Revision	Changes
03-Oct-06	6	Important Notes section renamed to Known Limitations, <i>Section 16:</i> <i>Known limitations</i> New PA2 limitation added, <i>Section 16: Known limitations</i> <i>Figure 85 on page 183</i> added for silicon revision identification
20-Aug-07	7	New 16K LQFP48 package added to product family. Note added to V _{OH} data in <i>Section Table 71.: Output driving current</i> List of supported partnumber availability updated, <i>Table 86</i> Download address updated in <i>Section 15.3.4: Order codes for</i> <i>ST7263Bx development tools</i> and Option list.
12-Jun-2009 8 Removed FAS devices. Added caution Replaced CCI concerned. Updated altern B description. Renamed t _{DO} Removed EMI Protection who these comport Removed all r Removed all r Removed dyn ratings (electr Modified notes Update Table Update Table Updated ECO soldering prof		Added caution note in <i>Section 6.1: Reset.</i> Replaced CCR by CC (Condition Code) register when the I bit is concerned. Updated alternate function condition for PB4 to PB7 in <i>Table 13: Port</i>

Table 89.	Document	revision	history	(continued)



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

186/186

