



ST7283

720x544 System-On-Chip Driver for 480RGBx272 TFT LCD

Datasheet

Sitronix reserves the right to change the contents in this document without prior notice, please contact Sitronix to obtain the latest version of datasheet before placing your order. No responsibility is assumed by Sitronix for any infringement of patent or other rights of third parties which may result from its use.

© 2020 Sitronix Technology Corporation. All rights reserved.

Version 1.3

2020/09

Hazardous Substance Free

RoHS/ REACH Compliant

Sitronix Technology Corporation

Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice.

LIST OF CONTENT

1. GENERAL DESCRIPTION	5
2. FEATURES	6
3. PAD ARRANGEMENT	7
3.1 Output Bump Dimension	7
3.2 Bump Dimension.....	8
3.3 Alignment Mark Dimension	9
3.4 Chip Information.....	9
4. PAD CENTER COORDINATES	10
5. BLOCK DIAGRAM	34
6. PIN DESCRIPTION	35
6.1 Pin Function	35
6.2 Hardware Pin Option Mapping Software Register Option.....	38
7. COMMUNICATION INTERFACE	39
7.1 3-wire Serial Interface.....	39
7.2 I ² C Interface	40
7.2.1 Bit Transfer	40
7.2.2 START and STOP Conditions	40
7.2.3 System Configuration	41
7.2.4 Acknowledgment.....	41
7.2.5 I ² C Interface Protocol	42
7.3 RGB Interface	43
7.3.1 SYNC Mode	43
7.3.2 SYNC-DE Mode	44
7.3.3 DE Mode.....	45
7.3.4 Parallel 24 bit RGB Input Timing Table	46
7.3.5 Serial 8 bit RGB Input Timing Table.....	46
8. REGISTER LIST.....	47
8.1 Register Summary	47
8.2 Command Table1 Register Description	50
8.2.1 GRB 、 DISP CONTROL (10h)	50
8.2.2 CONTRAST (11h)	50
8.2.3 SUB_CONTRAST_R (12h).....	50
8.2.4 SUB_CONTRAST_B (13h).....	51
8.2.5 BRIGHTNESS (14h).....	51
8.2.6 SUB-BRIGHTNESS_R (15h)	51
8.2.7 SUB-BRIGHTNESS_B (16h)	52
8.2.8 H_BLANKING (17h)	52

8.2.9 V_BLANKING (18h).....	52
8.2.10 DISPLAY MODE SETTING (19h)	53
8.2.11 RGB INTERFACE MODE SETTING (1Ah)	54
8.2.12 AUTO-REFRESH CONTROL (1Bh).....	55
8.2.13 BIST FUNCTION SETTING (1Ch)	55
8.3 Command Table2 Register Description	56
8.3.1 GVDD SETTING (40h)	56
8.3.2 GVCL SETTING (41h).....	57
8.3.3 AVDD, AVCL SETTING (44h).....	58
8.3.4 VGH, VGL SETTING (45h).....	58
8.3.5 SOURCE EQUALIZE TIME SETTING (46h)	59
8.3.6 SOURCE OP-AMP POWER SETTING (47h).....	60
8.3.7 GATE TIMING SETTING 1 (49h).....	61
8.3.8 GATE TIMING SETTING 2 (4Ah)	62
8.4 Gamma Table Register Description	63
8.4.1 GAMMA SETTING (20h~29h, 30h~39h).....	63
8.5 OTP Table Register Description	65
8.5.1 ID1 SETTING (01h).....	65
8.5.2 ID2 SETTING (02h).....	65
8.5.3 ID3 SETTING (03h).....	65
8.5.4 I2C ID CODE SETTING (04h)	65
8.5.5 VCOM OFFSET SETTING (05h)	66
8.5.6 OTP FUNCTION CONTROL (60h)	66
8.5.7 OTP ACKNOWLEDGEMENT CONTROL (65h).....	67
8.5.8 VCOM OFFSET OTP PROGRAM TIMES (66h).....	67
8.5.9 COMMAND 2 PROGRAM TIMES (67h).....	67
8.5.10 GAMMA OTP PROGRAM TIMES (68h).....	67
8.5.11 ID1 OTP PROGRAM TIMES (69h)	68
8.5.12 ID2 OTP PROGRAM TIMES (6Ah)	68
8.5.13 ID3 OTP PROGRAM TIMES (6Bh)	68
8.5.14 I ² C ID OTP PROGRAM TIMES (6Ch)	68
9. ELECTRICAL SPECIFICATIONS	69
9.1 Absolute Maximum Ratings.....	69
9.2 DC Characteristics	70
9.2.1 Recommended Operating Range	70
9.2.2 DC Characteristics for Digital Circuit	70
9.2.3 DC Characteristics for Analog Circuit.....	70
9.3 AC Characteristics	71
9.3.1 System Operation AC Characteristics	71

9.3.2 System Bus Timing for I ² C Interface	71
9.3.3 System Bus Timing for 3-Wire SPI Interface	72
9.3.4 System Bus Timing for RGB Interface	73
10. APPLICATION CIRCUIT	75
10.1 External Component of Power Circuit.....	75
10.2 Parallel 24-bit RGB with 3-wire SPI	76
10.3 Serial 8-bit RGB with 3-wire SPI	77
10.4 OTP Operation.....	78
11. POWER ON/OFF SEQUENCE	79
11.1 Power On Sequence	79
11.2 Power Off Sequence	80
12. BIST FUNCTION	81
13.1 BIST Pattern	81
13. OTP PROGRAM FLOW	82
13.1 Program VCOM Offset OTP Flow	82
13.2 Program Custom Application OTP ID Flow	84
14. RECOMMENDED PANEL ROUTING RESISTANCE	86
15. COLOR FILTER ARRANGEMENT	87
16. POWER STRUCTURE	88
16.1 Voltage Generation	88
16.2 Source Voltage Relations	88
17. COLOR FORMAT INPUT PIN APPLICATION CIRCIT	89
17.1 16.7M Color Format Input Pin Connection	89
17.2 262K Color Format Input Pin Connection	89
17.3 65K Color Format Input Pin Connection	90
17.4 4K Color Format Input Pin Connection	90
18. REVISION HISTORY	91

1. GENERAL DESCRIPTION

The driver offers all-in-one chip solution of 480RGBx272 for color TFT-LCD panel. This chip incorporated with digital timing generator, source and gate driver, power supply circuit and embedded serial communication interface for function setting. The source output support real 8-bit resolution and 256-gray scale with small output deviation are designed to support higher color resolution. The power supply circuit incorporated with step-up circuit, regulators and operational amplifiers to generate power supply voltages to drive TFT LCD.


2. FEATURES

- Display Maximum Resolution: 480*RGB (H) * 272(V)
- -256 Gray Scale with True 8-bit DAC
- -full color mode: 16.7M, RGB(888) max
- LCD Driver Output Circuits
 - source outputs: 720 channels
 - gate outputs: 544 channels
 - common electrode output
- Microprocessor Interface
 - 8-bit and 24-bit RGB interface support: SYNC, SYNC-DE and DE mode
 - 3-wire SPI and I²C interface
- On Chip Build-In Circuits
 - DC/DC converter
 - multi-OTP circuit
 - timing controller
- Wide Supply Voltage Range
 - I/O voltage (VDDI to DGND): 1.65V ~ 3.6V
 - analog voltage (VDD to AGND): 3.0V ~ 3.6V
 - charge pump voltage (PVDD to PGND): 3.0V ~ 3.6V
 - $VDDI \leq VDD = PVDD$

On-Chip Power System

 - GVDD: 4.960V ~ 5.968V
 - GVCL: -2.960V ~ -4.480V
 - VGSP: 0.24V ~ 1.504V (VGSP = (GVDD - |GVCL|) / 2, the VGSP voltage is set by panel characteristics)
 - gate high level (VGH to AGND): 13V ~ 16.5V
 - gate low level (VGL to AGND): -7V ~ -11V
- Optimized Layout for COG Assembly
- Built-in Multi-OTP Programming Circuit
 - internal VPP power supply
- Multi-OTP Adjustable Parameters
 - 7-bit for VCOM offset adjustment
 - 7-bit ID1/ ID2/ ID3 for user use
- Temperature Range: -30°C ~ 85°C
- **Design for Consumer Applications; Automotive, Nautical and Military Related Products are Excluded.**

3.1 Output Bump Dimension




3.2 Bump Dimension

Output Pads

S1~S720、G1~G544、VCOM、DUMMY


(No.332~1628)



Symbol	Item	Size
A	Bump Width	15 um
B	Bump Gap 1 (Horizontal)	15、30、75um
C	Bump Height	100 um
D	Bump Gap 2 (Vertical)	30 um

Input Pads


(No.1~331)




Symbol	Item	Size
E	Bump Width	35 um
F	Bump Gap	24 um
G	Bump Height	100 um
H	Bump Pitch	59 um

3.3 Alignment Mark Dimension

Alignment Mark: A1(X,Y)=(-9963,-235)



Alignment Mark: A2(X,Y)=(9963,-235)



3.4 Chip Information

Chip size	20200μm x 730um
Chip thickness	300μm
Gold bump height	9um
Pad Location	Pad center
Coordinate Origin	Chip center

4. PAD CENTER COORDINATES

PAD No.	PIN Name	X	Y	PAD No.	PIN Name	X	Y
1	DUMMY	-9735	-257	34	VCOM	-7788	-257
2	DGND	-9676	-257	35	VCOM	-7729	-257
3	DUMMY	-9617	-257	36	VDIR	-7670	-257
4	DUMMY	-9558	-257	37	DUMMY	-7611	-257
5	DGND	-9499	-257	38	DUMMY	-7552	-257
6	VPP	-9440	-257	39	HDIR	-7493	-257
7	VPP	-9381	-257	40	DUMMY	-7434	-257
8	VPP	-9322	-257	41	DUMMY	-7375	-257
9	VPP	-9263	-257	42	DUMMY	-7316	-257
10	VPP	-9204	-257	43	DUMMY	-7257	-257
11	VPP	-9145	-257	44	DUMMY	-7198	-257
12	DGND	-9086	-257	45	DUMMY	-7139	-257
13	DUMMY	-9027	-257	46	DGND	-7080	-257
14	DUMMY	-8968	-257	47	DGND	-7021	-257
15	DUMMY	-8909	-257	48	DGND	-6962	-257
16	DUMMY	-8850	-257	49	DGND	-6903	-257
17	DGND	-8791	-257	50	DGND	-6844	-257
18	GVDD	-8732	-257	51	DGND	-6785	-257
19	GVDD	-8673	-257	52	DGND	-6726	-257
20	GVDD	-8614	-257	53	DGND	-6667	-257
21	GVDD	-8555	-257	54	VCC	-6608	-257
22	GVDD	-8496	-257	55	VCC	-6549	-257
23	GVDD	-8437	-257	56	VCC	-6490	-257
24	GVCL	-8378	-257	57	VCC	-6431	-257
25	GVCL	-8319	-257	58	VCC	-6372	-257
26	GVCL	-8260	-257	59	VCC	-6313	-257
27	GVCL	-8201	-257	60	VDDI	-6254	-257
28	GVCL	-8142	-257	61	VDDI	-6195	-257
29	GVCL	-8083	-257	62	VDDI	-6136	-257
30	VCOM	-8024	-257	63	VDDI	-6077	-257
31	VCOM	-7965	-257	64	VDDI	-6018	-257
32	VCOM	-7906	-257	65	VDDI	-5959	-257
33	VCOM	-7847	-257	66	VDD	-5900	-257

PAD No.	PIN Name	X	Y	PAD No.	PIN Name	X	Y
67	VDD	-5841	-257	101	DB7	-3835	-257
68	VDD	-5782	-257	102	DB7	-3776	-257
69	VDD	-5723	-257	103	DGND	-3717	-257
70	VDD	-5664	-257	104	DGND	-3658	-257
71	VDD	-5605	-257	105	HSYNC	-3599	-257
72	VDD	-5546	-257	106	HSYNC	-3540	-257
73	VDD	-5487	-257	107	DG0	-3481	-257
74	DUMMY	-5428	-257	108	DG0	-3422	-257
75	TESETI1	-5369	-257	109	DG1	-3363	-257
76	TESETI1	-5310	-257	110	DG1	-3304	-257
77	DCLKP	-5251	-257	111	DG2	-3245	-257
78	DCLKP	-5192	-257	112	DG2	-3186	-257
79	DGND	-5133	-257	113	DG3	-3127	-257
80	DGND	-5074	-257	114	DG3	-3068	-257
81	DB0	-5015	-257	115	VSYNC	-3009	-257
82	DB0	-4956	-257	116	VSYNC	-2950	-257
83	DB1	-4897	-257	117	DG4	-2891	-257
84	DB1	-4838	-257	118	DG4	-2832	-257
85	DGND	-4779	-257	119	DG5	-2773	-257
86	DGND	-4720	-257	120	DG5	-2714	-257
87	DB2	-4661	-257	121	DGND	-2655	-257
88	DB2	-4602	-257	122	DGND	-2596	-257
89	DB3	-4543	-257	123	DG6	-2537	-257
90	DB3	-4484	-257	124	DG6	-2478	-257
91	DGND	-4425	-257	125	AUTODL	-2419	-257
92	DGND	-4366	-257	126	DE	-2360	-257
93	DB4	-4307	-257	127	DE	-2301	-257
94	DB4	-4248	-257	128	DG7	-2242	-257
95	DB5	-4189	-257	129	DG7	-2183	-257
96	DB5	-4130	-257	130	DR0	-2124	-257
97	DGND	-4071	-257	131	DR0	-2065	-257
98	DGND	-4012	-257	132	DR1	-2006	-257
99	DB6	-3953	-257	133	DR1	-1947	-257
100	DB6	-3894	-257	134	DR2	-1888	-257

PAD No.	PIN Name	X	Y
135	DR2	-1829	-257
136	DR3	-1770	-257
137	DR3	-1711	-257
138	DR4	-1652	-257
139	DR4	-1593	-257
140	DR5	-1534	-257
141	DR5	-1475	-257
142	DR6	-1416	-257
143	DR6	-1357	-257
144	DR7	-1298	-257
145	DR7	-1239	-257
146	HDPOL	-1180	-257
147	HDPOL	-1121	-257
148	VDPOL	-1062	-257
149	VDPOL	-1003	-257
150	DCLKPOL	-944	-257
151	DCLKPOL	-885	-257
152	PARA_SERI	-826	-257
153	PARA_SERI	-767	-257
154	TESTI2	-708	-257
155	TESTI2	-649	-257
156	GRB	-590	-257
157	GRB	-531	-257
158	DISP	-472	-257
159	DISP	-413	-257
160	SCL	-354	-257
161	SCL	-295	-257
162	SDA	-236	-257
163	SDA	-177	-257
164	CS	-118	-257
165	CS	-59	-257
166	ENPROG	0	-257
167	ENPROG	59	-257
168	SPI_I ² C_SEL	118	-257

PAD No.	PIN Name	X	Y
169	SPI_I ² C_SEL	177	-257
170	BIST_EN	236	-257
171	BIST_EN	295	-257
172	TESTO1	354	-257
173	TESTO1	413	-257
174	DUMMY	472	-257
175	DUMMY	531	-257
176	DUMMY	590	-257
177	DUMMY	649	-257
178	DUMMY	708	-257
179	TESTOUT0	767	-257
180	TESTOUT1	826	-257
181	TESTOUT2	885	-257
182	TESTOUT3	944	-257
183	TESTOUT4	1003	-257
184	TESTOUT5	1062	-257
185	TESTOUT6	1121	-257
186	TESTOUT7	1180	-257
187	TEST_IN0	1239	-257
188	TEST_IN1	1298	-257
189	TEST_IN2	1357	-257
190	TEST_IN3	1416	-257
191	TEST_IN4	1475	-257
192	TEST_IN5	1534	-257
193	TEST_IN6	1593	-257
194	TEST_IN7	1652	-257
195	TEST_IN8	1711	-257
196	TESTI_N9	1770	-257
197	TEST_IN10	1829	-257
198	TEST_IN11	1888	-257
199	TEST_IN12	1947	-257
200	TEST_IN13	2006	-257
201	TEST_IN14	2065	-257
202	DUMMY	2124	-257

PAD No.	PIN Name	X	Y	PAD No.	PIN Name	X	Y
203	DUMMY	2183	-257	237	DUMMY	4189	-257
204	DUMMY	2242	-257	238	DUMMY	4248	-257
205	DUMMY	2301	-257	239	DUMMY	4307	-257
206	DUMMY	2360	-257	240	DUMMY	4366	-257
207	DUMMY	2419	-257	241	DUMMY	4425	-257
208	DUMMY	2478	-257	242	AVDD	4484	-257
209	DUMMY	2537	-257	243	AVDD	4543	-257
210	DUMMY	2596	-257	244	AVDD	4602	-257
211	DUMMY	2655	-257	245	AVDD	4661	-257
212	DUMMY	2714	-257	246	AVDD	4720	-257
213	DUMMY	2773	-257	247	AVDD	4779	-257
214	DUMMY	2832	-257	248	AVDD	4838	-257
215	DUMMY	2891	-257	249	AVDD	4897	-257
216	DUMMY	2950	-257	250	PGND	4956	-257
217	AGND	3009	-257	251	PGND	5015	-257
218	AGND	3068	-257	252	PGND	5074	-257
219	AGND	3127	-257	253	PGND	5133	-257
220	AGND	3186	-257	254	PGND	5192	-257
221	AGND	3245	-257	255	PGND	5251	-257
222	AGND	3304	-257	256	PGND	5310	-257
223	AGND	3363	-257	257	PGND	5369	-257
224	AVCL	3422	-257	258	DUMMY	5428	-257
225	AVCL	3481	-257	259	DUMMY	5487	-257
226	AVCL	3540	-257	260	DUMMY	5546	-257
227	AVCL	3599	-257	261	DUMMY	5605	-257
228	AVCL	3658	-257	262	AVDD1	5664	-257
229	AVCL	3717	-257	263	AVDD1	5723	-257
230	DUMMY	3776	-257	264	AVDD1	5782	-257
231	DUMMY	3835	-257	265	AVDD1	5841	-257
232	DUMMY	3894	-257	266	AVDD1	5900	-257
233	DUMMY	3953	-257	267	AVDD1	5959	-257
234	DUMMY	4012	-257	268	DUMMY	6018	-257
235	DUMMY	4071	-257	269	DUMMY	6077	-257
236	DUMMY	4130	-257	270	DUMMY	6136	-257

PAD No.	PIN Name	X	Y	PAD No.	PIN Name	X	Y
271	DUMMY	6195	-257	305	VCCA	8201	-257
272	DUMMY	6254	-257	306	VGH	8260	-257
273	DUMMY	6313	-257	307	VGH	8319	-257
274	AVCL1	6372	-257	308	VGH	8378	-257
275	AVCL1	6431	-257	309	VGH	8437	-257
276	AVCL1	6490	-257	310	VGH	8496	-257
277	AVCL1	6549	-257	311	VGH	8555	-257
278	AVCL1	6608	-257	312	DUMMY	8614	-257
279	AVCL1	6667	-257	313	DUMMY	8673	-257
280	TESTO2	6726	-257	314	DUMMY	8732	-257
281	TESTO2	6785	-257	315	DUMMY	8791	-257
282	TESTO2	6844	-257	316	DUMMY	8850	-257
283	TESTO2	6903	-257	317	DUMMY	8909	-257
284	TESTO2	6962	-257	318	DUMMY	8968	-257
285	TESTO2	7021	-257	319	DUMMY	9027	-257
286	PVDD	7080	-257	320	DUMMY	9086	-257
287	PVDD	7139	-257	321	DUMMY	9145	-257
288	PVDD	7198	-257	322	DUMMY	9204	-257
289	PVDD	7257	-257	323	DUMMY	9263	-257
290	PVDD	7316	-257	324	VGL	9322	-257
291	PVDD	7375	-257	325	VGL	9381	-257
292	PVDD	7434	-257	326	VGL	9440	-257
293	PVDD	7493	-257	327	VGL	9499	-257
294	VGSP	7552	-257	328	VGL	9558	-257
295	VGSP	7611	-257	329	VGL	9617	-257
296	VGSP	7670	-257	330	PGND	9676	-257
297	VGSP	7729	-257	331	DUMMY	9735	-257
298	VGSP	7788	-257	332	DUMMY	9945	127
299	VGSP	7847	-257	333	DUMMY	9930	257
300	VCCA	7906	-257	334	G2	9900	127
301	VCCA	7965	-257	335	G4	9885	257
302	VCCA	8024	-257	336	G6	9870	127
303	VCCA	8083	-257	337	G8	9855	257
304	VCCA	8142	-257	338	G10	9840	127

PAD No.	PIN Name	X	Y
339	G12	9825	257
340	G14	9810	127
341	G16	9795	257
342	G18	9780	127
343	G20	9765	257
344	G22	9750	127
345	G24	9735	257
346	G26	9720	127
347	G28	9705	257
348	G30	9690	127
349	G32	9675	257
350	G34	9660	127
351	G36	9645	257
352	G38	9630	127
353	G40	9615	257
354	G42	9600	127
355	G44	9585	257
356	G46	9570	127
357	G48	9555	257
358	G50	9540	127
359	G52	9525	257
360	G54	9510	127
361	G56	9495	257
362	G58	9480	127
363	G60	9465	257
364	G62	9450	127
365	G64	9435	257
366	G66	9420	127
367	G68	9405	257
368	G70	9390	127
369	G72	9375	257
370	G74	9360	127
371	G76	9345	257
372	G78	9330	127

PAD No.	PIN Name	X	Y
373	G80	9315	257
374	G82	9300	127
375	G84	9285	257
376	G86	9270	127
377	G88	9255	257
378	G90	9240	127
379	G92	9225	257
380	G94	9210	127
381	G96	9195	257
382	G98	9180	127
383	G100	9165	257
384	G102	9150	127
385	G104	9135	257
386	G106	9120	127
387	G108	9105	257
388	G110	9090	127
389	G112	9075	257
390	G114	9060	127
391	G116	9045	257
392	G118	9030	127
393	G120	9015	257
394	G122	9000	127
395	G124	8985	257
396	G126	8970	127
397	G128	8955	257
398	G130	8940	127
399	G132	8925	257
400	G134	8910	127
401	G136	8895	257
402	G138	8880	127
403	G140	8865	257
404	G142	8850	127
405	G144	8835	257
406	G146	8820	127

PAD No.	PIN Name	X	Y
407	G148	8805	257
408	G150	8790	127
409	G152	8775	257
410	G154	8760	127
411	G156	8745	257
412	G158	8730	127
413	G160	8715	257
414	G162	8700	127
415	G164	8685	257
416	G166	8670	127
417	G168	8655	257
418	G170	8640	127
419	G172	8625	257
420	G174	8610	127
421	G176	8595	257
422	G178	8580	127
423	G180	8565	257
424	G182	8550	127
425	G184	8535	257
426	G186	8520	127
427	G188	8505	257
428	G190	8490	127
429	G192	8475	257
430	G194	8460	127
431	G196	8445	257
432	G198	8430	127
433	G200	8415	257
434	G202	8400	127
435	G204	8385	257
436	G206	8370	127
437	G208	8355	257
438	G210	8340	127
439	G212	8325	257
440	G214	8310	127

PAD No.	PIN Name	X	Y
441	G216	8295	257
442	G218	8280	127
443	G220	8265	257
444	G222	8250	127
445	G224	8235	257
446	G226	8220	127
447	G228	8205	257
448	G230	8190	127
449	G232	8175	257
450	G234	8160	127
451	G236	8145	257
452	G238	8130	127
453	G240	8115	257
454	G242	8100	127
455	G244	8085	257
456	G246	8070	127
457	G248	8055	257
458	G250	8040	127
459	G252	8025	257
460	G254	8010	127
461	G256	7995	257
462	G258	7980	127
463	G260	7965	257
464	G262	7950	127
465	G264	7935	257
466	G266	7920	127
467	G268	7905	257
468	G270	7890	127
469	G272	7875	257
470	G274	7860	127
471	G276	7845	257
472	G278	7830	127
473	G280	7815	257
474	G282	7800	127

PAD No.	PIN Name	X	Y	PAD No.	PIN Name	X	Y
475	G284	7785	257	509	G352	7275	257
476	G286	7770	127	510	G354	7260	127
477	G288	7755	257	511	G356	7245	257
478	G290	7740	127	512	G358	7230	127
479	G292	7725	257	513	G360	7215	257
480	G294	7710	127	514	G362	7200	127
481	G296	7695	257	515	G364	7185	257
482	G298	7680	127	516	G366	7170	127
483	G300	7665	257	517	G368	7155	257
484	G302	7650	127	518	G370	7140	127
485	G304	7635	257	519	G372	7125	257
486	G306	7620	127	520	G374	7110	127
487	G308	7605	257	521	G376	7095	257
488	G310	7590	127	522	G378	7080	127
489	G312	7575	257	523	G380	7065	257
490	G314	7560	127	524	G382	7050	127
491	G316	7545	257	525	G384	7035	257
492	G318	7530	127	526	G386	7020	127
493	G320	7515	257	527	G388	7005	257
494	G322	7500	127	528	G390	6990	127
495	G324	7485	257	529	G392	6975	257
496	G326	7470	127	530	G394	6960	127
497	G328	7455	257	531	G396	6945	257
498	G330	7440	127	532	G398	6930	127
499	G332	7425	257	533	G400	6915	257
500	G334	7410	127	534	G402	6900	127
501	G336	7395	257	535	G404	6885	257
502	G338	7380	127	536	G406	6870	127
503	G340	7365	257	537	G408	6855	257
504	G342	7350	127	538	G410	6840	127
505	G344	7335	257	539	G412	6825	257
506	G346	7320	127	540	G414	6810	127
507	G348	7305	257	541	G416	6795	257
508	G350	7290	127	542	G418	6780	127

PAD No.	PIN Name	X	Y
543	G420	6765	257
544	G422	6750	127
545	G424	6735	257
546	G426	6720	127
547	G428	6705	257
548	G430	6690	127
549	G432	6675	257
550	G434	6660	127
551	G436	6645	257
552	G438	6630	127
553	G440	6615	257
554	G442	6600	127
555	G444	6585	257
556	G446	6570	127
557	G448	6555	257
558	G450	6540	127
559	G452	6525	257
560	G454	6510	127
561	G456	6495	257
562	G458	6480	127
563	G460	6465	257
564	G462	6450	127
565	G464	6435	257
566	G466	6420	127
567	G468	6405	257
568	G470	6390	127
569	G472	6375	257
570	G474	6360	127
571	G476	6345	257
572	G478	6330	127
573	G480	6315	257
574	G482	6300	127
575	G484	6285	257
576	G486	6270	127

PAD No.	PIN Name	X	Y
577	G488	6255	257
578	G490	6240	127
579	G492	6225	257
580	G494	6210	127
581	G496	6195	257
582	G498	6180	127
583	G500	6165	257
584	G502	6150	127
585	G504	6135	257
586	G506	6120	127
587	G508	6105	257
588	G510	6090	127
589	G512	6075	257
590	G514	6060	127
591	G516	6045	257
592	G518	6030	127
593	G520	6015	257
594	G522	6000	127
595	G524	5985	257
596	G526	5970	127
597	G528	5955	257
598	G530	5940	127
599	G532	5925	257
600	G534	5910	127
601	G536	5895	257
602	G538	5880	127
603	G540	5865	257
604	G542	5850	127
605	G544	5835	257
606	DUMMY	5760	127
607	DUMMY	5745	257
608	DUMMY	5730	127
609	DUMMY	5715	257
610	DUMMY	5700	127

PAD No.	PIN Name	X	Y
611	DUMMY	5685	257
612	S1	5610	127
613	S2	5595	257
614	S3	5580	127
615	S4	5565	257
616	S5	5550	127
617	S6	5535	257
618	S7	5520	127
619	S8	5505	257
620	S9	5490	127
621	S10	5475	257
622	S11	5460	127
623	S12	5445	257
624	S13	5430	127
625	S14	5415	257
626	S15	5400	127
627	S16	5385	257
628	S17	5370	127
629	S18	5355	257
630	S19	5340	127
631	S20	5325	257
632	S21	5310	127
633	S22	5295	257
634	S23	5280	127
635	S24	5265	257
636	S25	5250	127
637	S26	5235	257
638	S27	5220	127
639	S28	5205	257
640	S29	5190	127
641	S30	5175	257
642	S31	5160	127
643	S32	5145	257
644	S33	5130	127

PAD No.	PIN Name	X	Y
645	S34	5115	257
646	S35	5100	127
647	S36	5085	257
648	S37	5070	127
649	S38	5055	257
650	S39	5040	127
651	S40	5025	257
652	S41	5010	127
653	S42	4995	257
654	S43	4980	127
655	S44	4965	257
656	S45	4950	127
657	S46	4935	257
658	S47	4920	127
659	S48	4905	257
660	S49	4890	127
661	S50	4875	257
662	S51	4860	127
663	S52	4845	257
664	S53	4830	127
665	S54	4815	257
666	S55	4800	127
667	S56	4785	257
668	S57	4770	127
669	S58	4755	257
670	S59	4740	127
671	S60	4725	257
672	S61	4710	127
673	S62	4695	257
674	S63	4680	127
675	S64	4665	257
676	S65	4650	127
677	S66	4635	257
678	S67	4620	127

PAD No.	PIN Name	X	Y
679	S68	4605	257
680	S69	4590	127
681	S70	4575	257
682	S71	4560	127
683	S72	4545	257
684	S73	4530	127
685	S74	4515	257
686	S75	4500	127
687	S76	4485	257
688	S77	4470	127
689	S78	4455	257
690	S79	4440	127
691	S80	4425	257
692	S81	4410	127
693	S82	4395	257
694	S83	4380	127
695	S84	4365	257
696	S85	4350	127
697	S86	4335	257
698	S87	4320	127
699	S88	4305	257
700	S89	4290	127
701	S90	4275	257
702	S91	4260	127
703	S92	4245	257
704	S93	4230	127
705	S94	4215	257
706	S95	4200	127
707	S96	4185	257
708	S97	4170	127
709	S98	4155	257
710	S99	4140	127
711	S100	4125	257
712	S101	4110	127

PAD No.	PIN Name	X	Y
713	S102	4095	257
714	S103	4080	127
715	S104	4065	257
716	S105	4050	127
717	S106	4035	257
718	S107	4020	127
719	S108	4005	257
720	S109	3990	127
721	S110	3975	257
722	S111	3960	127
723	S112	3945	257
724	S113	3930	127
725	S114	3915	257
726	S115	3900	127
727	S116	3885	257
728	S117	3870	127
729	S118	3855	257
730	S119	3840	127
731	S120	3825	257
732	S121	3810	127
733	S122	3795	257
734	S123	3780	127
735	S124	3765	257
736	S125	3750	127
737	S126	3735	257
738	S127	3720	127
739	S128	3705	257
740	S129	3690	127
741	S130	3675	257
742	S131	3660	127
743	S132	3645	257
744	S133	3630	127
745	S134	3615	257
746	S135	3600	127

PAD No.	PIN Name	X	Y
747	S136	3585	257
748	S137	3570	127
749	S138	3555	257
750	S139	3540	127
751	S140	3525	257
752	S141	3510	127
753	S142	3495	257
754	S143	3480	127
755	S144	3465	257
756	S145	3450	127
757	S146	3435	257
758	S147	3420	127
759	S148	3405	257
760	S149	3390	127
761	S150	3375	257
762	S151	3360	127
763	S152	3345	257
764	S153	3330	127
765	S154	3315	257
766	S155	3300	127
767	S156	3285	257
768	S157	3270	127
769	S158	3255	257
770	S159	3240	127
771	S160	3225	257
772	S161	3210	127
773	S162	3195	257
774	S163	3180	127
775	S164	3165	257
776	S165	3150	127
777	S166	3135	257
778	S167	3120	127
779	S168	3105	257
780	S169	3090	127

PAD No.	PIN Name	X	Y
781	S170	3075	257
782	S171	3060	127
783	S172	3045	257
784	S173	3030	127
785	S174	3015	257
786	S175	3000	127
787	S176	2985	257
788	S177	2970	127
789	S178	2955	257
790	S179	2940	127
791	S180	2925	257
792	S181	2910	127
793	S182	2895	257
794	S183	2880	127
795	S184	2865	257
796	S185	2850	127
797	S186	2835	257
798	S187	2820	127
799	S188	2805	257
800	S189	2790	127
801	S190	2775	257
802	S191	2760	127
803	S192	2745	257
804	S193	2730	127
805	S194	2715	257
806	S195	2700	127
807	S196	2685	257
808	S197	2670	127
809	S198	2655	257
810	S199	2640	127
811	S200	2625	257
812	S201	2610	127
813	S202	2595	257
814	S203	2580	127

PAD No.	PIN Name	X	Y
815	S204	2565	257
816	S205	2550	127
817	S206	2535	257
818	S207	2520	127
819	S208	2505	257
820	S209	2490	127
821	S210	2475	257
822	S211	2460	127
823	S212	2445	257
824	S213	2430	127
825	S214	2415	257
826	S215	2400	127
827	S216	2385	257
828	S217	2370	127
829	S218	2355	257
830	S219	2340	127
831	S220	2325	257
832	S221	2310	127
833	S222	2295	257
834	S223	2280	127
835	S224	2265	257
836	S225	2250	127
837	S226	2235	257
838	S227	2220	127
839	S228	2205	257
840	S229	2190	127
841	S230	2175	257
842	S231	2160	127
843	S232	2145	257
844	S233	2130	127
845	S234	2115	257
846	S235	2100	127
847	S236	2085	257
848	S237	2070	127

PAD No.	PIN Name	X	Y
849	S238	2055	257
850	S239	2040	127
851	S240	2025	257
852	S241	2010	127
853	S242	1995	257
854	S243	1980	127
855	S244	1965	257
856	S245	1950	127
857	S246	1935	257
858	S247	1920	127
859	S248	1905	257
860	S249	1890	127
861	S250	1875	257
862	S251	1860	127
863	S252	1845	257
864	S253	1830	127
865	S254	1815	257
866	S255	1800	127
867	S256	1785	257
868	S257	1770	127
869	S258	1755	257
870	S259	1740	127
871	S260	1725	257
872	S261	1710	127
873	S262	1695	257
874	S263	1680	127
875	S264	1665	257
876	S265	1650	127
877	S266	1635	257
878	S267	1620	127
879	S268	1605	257
880	S269	1590	127
881	S270	1575	257
882	S271	1560	127

PAD No.	PIN Name	X	Y
883	S272	1545	257
884	S273	1530	127
885	S274	1515	257
886	S275	1500	127
887	S276	1485	257
888	S277	1470	127
889	S278	1455	257
890	S279	1440	127
891	S280	1425	257
892	S281	1410	127
893	S282	1395	257
894	S283	1380	127
895	S284	1365	257
896	S285	1350	127
897	S286	1335	257
898	S287	1320	127
899	S288	1305	257
900	S289	1290	127
901	S290	1275	257
902	S291	1260	127
903	S292	1245	257
904	S293	1230	127
905	S294	1215	257
906	S295	1200	127
907	S296	1185	257
908	S297	1170	127
909	S298	1155	257
910	S299	1140	127
911	S300	1125	257
912	S301	1110	127
913	S302	1095	257
914	S303	1080	127
915	S304	1065	257
916	S305	1050	127

PAD No.	PIN Name	X	Y
917	S306	1035	257
918	S307	1020	127
919	S308	1005	257
920	S309	990	127
921	S310	975	257
922	S311	960	127
923	S312	945	257
924	S313	930	127
925	S314	915	257
926	S315	900	127
927	S316	885	257
928	S317	870	127
929	S318	855	257
930	S319	840	127
931	S320	825	257
932	S321	810	127
933	S322	795	257
934	S323	780	127
935	S324	765	257
936	S325	750	127
937	S326	735	257
938	S327	720	127
939	S328	705	257
940	S329	690	127
941	S330	675	257
942	S331	660	127
943	S332	645	257
944	S333	630	127
945	S334	615	257
946	S335	600	127
947	S336	585	257
948	S337	570	127
949	S338	555	257
950	S339	540	127

PAD No.	PIN Name	X	Y
951	S340	525	257
952	S341	510	127
953	S342	495	257
954	S343	480	127
955	S344	465	257
956	S345	450	127
957	S346	435	257
958	S347	420	127
959	S348	405	257
960	S349	390	127
961	S350	375	257
962	S351	360	127
963	S352	345	257
964	S353	330	127
965	S354	315	257
966	S355	300	127
967	S356	285	257
968	S357	270	127
969	S358	255	257
970	S359	240	127
971	S360	225	257
972	DUMMY	150	127
973	DUMMY	135	257
974	DUMMY	120	127
975	DUMMY	105	257
976	DUMMY	90	127
977	DUMMY	75	257
978	DUMMY	60	127
979	S361	-15	257
980	S362	-30	127
981	S363	-45	257
982	S364	-60	127
983	S365	-75	257
984	S366	-90	127

PAD No.	PIN Name	X	Y
985	S367	-105	257
986	S368	-120	127
987	S369	-135	257
988	S370	-150	127
989	S371	-165	257
990	S372	-180	127
991	S373	-195	257
992	S374	-210	127
993	S375	-225	257
994	S376	-240	127
995	S377	-255	257
996	S378	-270	127
997	S379	-285	257
998	S380	-300	127
999	S381	-315	257
1000	S382	-330	127
1001	S383	-345	257
1002	S384	-360	127
1003	S385	-375	257
1004	S386	-390	127
1005	S387	-405	257
1006	S388	-420	127
1007	S389	-435	257
1008	S390	-450	127
1009	S391	-465	257
1010	S392	-480	127
1011	S393	-495	257
1012	S394	-510	127
1013	S395	-525	257
1014	S396	-540	127
1015	S397	-555	257
1016	S398	-570	127
1017	S399	-585	257
1018	S400	-600	127

PAD No.	PIN Name	X	Y
1019	S401	-615	257
1020	S402	-630	127
1021	S403	-645	257
1022	S404	-660	127
1023	S405	-675	257
1024	S406	-690	127
1025	S407	-705	257
1026	S408	-720	127
1027	S409	-735	257
1028	S410	-750	127
1029	S411	-765	257
1030	S412	-780	127
1031	S413	-795	257
1032	S414	-810	127
1033	S415	-825	257
1034	S416	-840	127
1035	S417	-855	257
1036	S418	-870	127
1037	S419	-885	257
1038	S420	-900	127
1039	S421	-915	257
1040	S422	-930	127
1041	S423	-945	257
1042	S424	-960	127
1043	S425	-975	257
1044	S426	-990	127
1045	S427	-1005	257
1046	S428	-1020	127
1047	S429	-1035	257
1048	S430	-1050	127
1049	S431	-1065	257
1050	S432	-1080	127
1051	S433	-1095	257
1052	S434	-1110	127

PAD No.	PIN Name	X	Y
1053	S435	-1125	257
1054	S436	-1140	127
1055	S437	-1155	257
1056	S438	-1170	127
1057	S439	-1185	257
1058	S440	-1200	127
1059	S441	-1215	257
1060	S442	-1230	127
1061	S443	-1245	257
1062	S444	-1260	127
1063	S445	-1275	257
1064	S446	-1290	127
1065	S447	-1305	257
1066	S448	-1320	127
1067	S449	-1335	257
1068	S450	-1350	127
1069	S451	-1365	257
1070	S452	-1380	127
1071	S453	-1395	257
1072	S454	-1410	127
1073	S455	-1425	257
1074	S456	-1440	127
1075	S457	-1455	257
1076	S458	-1470	127
1077	S459	-1485	257
1078	S460	-1500	127
1079	S461	-1515	257
1080	S462	-1530	127
1081	S463	-1545	257
1082	S464	-1560	127
1083	S465	-1575	257
1084	S466	-1590	127
1085	S467	-1605	257
1086	S468	-1620	127

PAD No.	PIN Name	X	Y
1087	S469	-1635	257
1088	S470	-1650	127
1089	S471	-1665	257
1090	S472	-1680	127
1091	S473	-1695	257
1092	S474	-1710	127
1093	S475	-1725	257
1094	S476	-1740	127
1095	S477	-1755	257
1096	S478	-1770	127
1097	S479	-1785	257
1098	S480	-1800	127
1099	S481	-1815	257
1100	S482	-1830	127
1101	S483	-1845	257
1102	S484	-1860	127
1103	S485	-1875	257
1104	S486	-1890	127
1105	S487	-1905	257
1106	S488	-1920	127
1107	S489	-1935	257
1108	S490	-1950	127
1109	S491	-1965	257
1110	S492	-1980	127
1111	S493	-1995	257
1112	S494	-2010	127
1113	S495	-2025	257
1114	S496	-2040	127
1115	S497	-2055	257
1116	S498	-2070	127
1117	S499	-2085	257
1118	S500	-2100	127
1119	S501	-2115	257
1120	S502	-2130	127

PAD No.	PIN Name	X	Y
1121	S503	-2145	257
1122	S504	-2160	127
1123	S505	-2175	257
1124	S506	-2190	127
1125	S507	-2205	257
1126	S508	-2220	127
1127	S509	-2235	257
1128	S510	-2250	127
1129	S511	-2265	257
1130	S512	-2280	127
1131	S513	-2295	257
1132	S514	-2310	127
1133	S515	-2325	257
1134	S516	-2340	127
1135	S517	-2355	257
1136	S518	-2370	127
1137	S519	-2385	257
1138	S520	-2400	127
1139	S521	-2415	257
1140	S522	-2430	127
1141	S523	-2445	257
1142	S524	-2460	127
1143	S525	-2475	257
1144	S526	-2490	127
1145	S527	-2505	257
1146	S528	-2520	127
1147	S529	-2535	257
1148	S530	-2550	127
1149	S531	-2565	257
1150	S532	-2580	127
1151	S533	-2595	257
1152	S534	-2610	127
1153	S535	-2625	257
1154	S536	-2640	127

PAD No.	PIN Name	X	Y
1155	S537	-2655	257
1156	S538	-2670	127
1157	S539	-2685	257
1158	S540	-2700	127
1159	S541	-2715	257
1160	S542	-2730	127
1161	S543	-2745	257
1162	S544	-2760	127
1163	S545	-2775	257
1164	S546	-2790	127
1165	S547	-2805	257
1166	S548	-2820	127
1167	S549	-2835	257
1168	S550	-2850	127
1169	S551	-2865	257
1170	S552	-2880	127
1171	S553	-2895	257
1172	S554	-2910	127
1173	S555	-2925	257
1174	S556	-2940	127
1175	S557	-2955	257
1176	S558	-2970	127
1177	S559	-2985	257
1178	S560	-3000	127
1179	S561	-3015	257
1180	S562	-3030	127
1181	S563	-3045	257
1182	S564	-3060	127
1183	S565	-3075	257
1184	S566	-3090	127
1185	S567	-3105	257
1186	S568	-3120	127
1187	S569	-3135	257
1188	S570	-3150	127

PAD No.	PIN Name	X	Y
1189	S571	-3165	257
1190	S572	-3180	127
1191	S573	-3195	257
1192	S574	-3210	127
1193	S575	-3225	257
1194	S576	-3240	127
1195	S577	-3255	257
1196	S578	-3270	127
1197	S579	-3285	257
1198	S580	-3300	127
1199	S581	-3315	257
1200	S582	-3330	127
1201	S583	-3345	257
1202	S584	-3360	127
1203	S585	-3375	257
1204	S586	-3390	127
1205	S587	-3405	257
1206	S588	-3420	127
1207	S589	-3435	257
1208	S590	-3450	127
1209	S591	-3465	257
1210	S592	-3480	127
1211	S593	-3495	257
1212	S594	-3510	127
1213	S595	-3525	257
1214	S596	-3540	127
1215	S597	-3555	257
1216	S598	-3570	127
1217	S599	-3585	257
1218	S600	-3600	127
1219	S601	-3615	257
1220	S602	-3630	127
1221	S603	-3645	257
1222	S604	-3660	127

PAD No.	PIN Name	X	Y
1223	S605	-3675	257
1224	S606	-3690	127
1225	S607	-3705	257
1226	S608	-3720	127
1227	S609	-3735	257
1228	S610	-3750	127
1229	S611	-3765	257
1230	S612	-3780	127
1231	S613	-3795	257
1232	S614	-3810	127
1233	S615	-3825	257
1234	S616	-3840	127
1235	S617	-3855	257
1236	S618	-3870	127
1237	S619	-3885	257
1238	S620	-3900	127
1239	S621	-3915	257
1240	S622	-3930	127
1241	S623	-3945	257
1242	S624	-3960	127
1243	S625	-3975	257
1244	S626	-3990	127
1245	S627	-4005	257
1246	S628	-4020	127
1247	S629	-4035	257
1248	S630	-4050	127
1249	S631	-4065	257
1250	S632	-4080	127
1251	S633	-4095	257
1252	S634	-4110	127
1253	S635	-4125	257
1254	S636	-4140	127
1255	S637	-4155	257
1256	S638	-4170	127

PAD No.	PIN Name	X	Y
1257	S639	-4185	257
1258	S640	-4200	127
1259	S641	-4215	257
1260	S642	-4230	127
1261	S643	-4245	257
1262	S644	-4260	127
1263	S645	-4275	257
1264	S646	-4290	127
1265	S647	-4305	257
1266	S648	-4320	127
1267	S649	-4335	257
1268	S650	-4350	127
1269	S651	-4365	257
1270	S652	-4380	127
1271	S653	-4395	257
1272	S654	-4410	127
1273	S655	-4425	257
1274	S656	-4440	127
1275	S657	-4455	257
1276	S658	-4470	127
1277	S659	-4485	257
1278	S660	-4500	127
1279	S661	-4515	257
1280	S662	-4530	127
1281	S663	-4545	257
1282	S664	-4560	127
1283	S665	-4575	257
1284	S666	-4590	127
1285	S667	-4605	257
1286	S668	-4620	127
1287	S669	-4635	257
1288	S670	-4650	127
1289	S671	-4665	257
1290	S672	-4680	127

PAD No.	PIN Name	X	Y
1291	S673	-4695	257
1292	S674	-4710	127
1293	S675	-4725	257
1294	S676	-4740	127
1295	S677	-4755	257
1296	S678	-4770	127
1297	S679	-4785	257
1298	S680	-4800	127
1299	S681	-4815	257
1300	S682	-4830	127
1301	S683	-4845	257
1302	S684	-4860	127
1303	S685	-4875	257
1304	S686	-4890	127
1305	S687	-4905	257
1306	S688	-4920	127
1307	S689	-4935	257
1308	S690	-4950	127
1309	S691	-4965	257
1310	S692	-4980	127
1311	S693	-4995	257
1312	S694	-5010	127
1313	S695	-5025	257
1314	S696	-5040	127
1315	S697	-5055	257
1316	S698	-5070	127
1317	S699	-5085	257
1318	S700	-5100	127
1319	S701	-5115	257
1320	S702	-5130	127
1321	S703	-5145	257
1322	S704	-5160	127
1323	S705	-5175	257
1324	S706	-5190	127

PAD No.	PIN Name	X	Y
1325	S707	-5205	257
1326	S708	-5220	127
1327	S709	-5235	257
1328	S710	-5250	127
1329	S711	-5265	257
1330	S712	-5280	127
1331	S713	-5295	257
1332	S714	-5310	127
1333	S715	-5325	257
1334	S716	-5340	127
1335	S717	-5355	257
1336	S718	-5370	127
1337	S719	-5385	257
1338	S720	-5400	127
1339	AGND	-5475	257
1340	AGND	-5490	127
1341	AGND	-5505	257
1342	AGND	-5520	127
1343	AGND	-5535	257
1344	AGND	-5550	127
1345	AGND	-5565	257
1346	AGND	-5580	127
1347	AGND	-5595	257
1348	AGND	-5610	127
1349	DUMMY	-5685	257
1350	DUMMY	-5700	127
1351	DUMMY	-5715	257
1352	DUMMY	-5730	127
1353	DUMMY	-5745	257
1354	DUMMY	-5760	127
1355	G543	-5835	257
1356	G541	-5850	127
1357	G539	-5865	257
1358	G537	-5880	127

PAD No.	PIN Name	X	Y
1359	G535	-5895	257
1360	G533	-5910	127
1361	G531	-5925	257
1362	G529	-5940	127
1363	G527	-5955	257
1364	G525	-5970	127
1365	G523	-5985	257
1366	G521	-6000	127
1367	G519	-6015	257
1368	G517	-6030	127
1369	G515	-6045	257
1370	G513	-6060	127
1371	G511	-6075	257
1372	G509	-6090	127
1373	G507	-6105	257
1374	G505	-6120	127
1375	G503	-6135	257
1376	G501	-6150	127
1377	G499	-6165	257
1378	G497	-6180	127
1379	G495	-6195	257
1380	G493	-6210	127
1381	G491	-6225	257
1382	G489	-6240	127
1383	G487	-6255	257
1384	G485	-6270	127
1385	G483	-6285	257
1386	G481	-6300	127
1387	G479	-6315	257
1388	G477	-6330	127
1389	G475	-6345	257
1390	G473	-6360	127
1391	G471	-6375	257
1392	G469	-6390	127

PAD No.	PIN Name	X	Y
1393	G467	-6405	257
1394	G465	-6420	127
1395	G463	-6435	257
1396	G461	-6450	127
1397	G459	-6465	257
1398	G457	-6480	127
1399	G455	-6495	257
1400	G453	-6510	127
1401	G451	-6525	257
1402	G449	-6540	127
1403	G447	-6555	257
1404	G445	-6570	127
1405	G443	-6585	257
1406	G441	-6600	127
1407	G439	-6615	257
1408	G437	-6630	127
1409	G435	-6645	257
1410	G433	-6660	127
1411	G431	-6675	257
1412	G429	-6690	127
1413	G427	-6705	257
1414	G425	-6720	127
1415	G423	-6735	257
1416	G421	-6750	127
1417	G419	-6765	257
1418	G417	-6780	127
1419	G415	-6795	257
1420	G413	-6810	127
1421	G411	-6825	257
1422	G409	-6840	127
1423	G407	-6855	257
1424	G405	-6870	127
1425	G403	-6885	257
1426	G401	-6900	127

PAD No.	PIN Name	X	Y
1427	G399	-6915	257
1428	G397	-6930	127
1429	G395	-6945	257
1430	G393	-6960	127
1431	G391	-6975	257
1432	G389	-6990	127
1433	G387	-7005	257
1434	G385	-7020	127
1435	G383	-7035	257
1436	G381	-7050	127
1437	G379	-7065	257
1438	G377	-7080	127
1439	G375	-7095	257
1440	G373	-7110	127
1441	G371	-7125	257
1442	G369	-7140	127
1443	G367	-7155	257
1444	G365	-7170	127
1445	G363	-7185	257
1446	G361	-7200	127
1447	G359	-7215	257
1448	G357	-7230	127
1449	G355	-7245	257
1450	G353	-7260	127
1451	G351	-7275	257
1452	G349	-7290	127
1453	G347	-7305	257
1454	G345	-7320	127
1455	G343	-7335	257
1456	G341	-7350	127
1457	G339	-7365	257
1458	G337	-7380	127
1459	G335	-7395	257
1460	G333	-7410	127

PAD No.	PIN Name	X	Y
1461	G331	-7425	257
1462	G329	-7440	127
1463	G327	-7455	257
1464	G325	-7470	127
1465	G323	-7485	257
1466	G321	-7500	127
1467	G319	-7515	257
1468	G317	-7530	127
1469	G315	-7545	257
1470	G313	-7560	127
1471	G311	-7575	257
1472	G309	-7590	127
1473	G307	-7605	257
1474	G305	-7620	127
1475	G303	-7635	257
1476	G301	-7650	127
1477	G299	-7665	257
1478	G297	-7680	127
1479	G295	-7695	257
1480	G293	-7710	127
1481	G291	-7725	257
1482	G289	-7740	127
1483	G287	-7755	257
1484	G285	-7770	127
1485	G283	-7785	257
1486	G281	-7800	127
1487	G279	-7815	257
1488	G277	-7830	127
1489	G275	-7845	257
1490	G273	-7860	127
1491	G271	-7875	257
1492	G269	-7890	127
1493	G267	-7905	257
1494	G265	-7920	127


PAD No.	PIN Name	X	Y
1495	G263	-7935	257
1496	G261	-7950	127
1497	G259	-7965	257
1498	G257	-7980	127
1499	G255	-7995	257
1500	G253	-8010	127
1501	G251	-8025	257
1502	G249	-8040	127
1503	G247	-8055	257
1504	G245	-8070	127
1505	G243	-8085	257
1506	G241	-8100	127
1507	G239	-8115	257
1508	G237	-8130	127
1509	G235	-8145	257
1510	G233	-8160	127
1511	G231	-8175	257
1512	G229	-8190	127
1513	G227	-8205	257
1514	G225	-8220	127
1515	G223	-8235	257
1516	G221	-8250	127
1517	G219	-8265	257
1518	G217	-8280	127
1519	G215	-8295	257
1520	G213	-8310	127
1521	G211	-8325	257
1522	G209	-8340	127
1523	G207	-8355	257
1524	G205	-8370	127
1525	G203	-8385	257
1526	G201	-8400	127
1527	G199	-8415	257
1528	G197	-8430	127

PAD No.	PIN Name	X	Y
1529	G195	-8445	257
1530	G193	-8460	127
1531	G191	-8475	257
1532	G189	-8490	127
1533	G187	-8505	257
1534	G185	-8520	127
1535	G183	-8535	257
1536	G181	-8550	127
1537	G179	-8565	257
1538	G177	-8580	127
1539	G175	-8595	257
1540	G173	-8610	127
1541	G171	-8625	257
1542	G169	-8640	127
1543	G167	-8655	257
1544	G165	-8670	127
1545	G163	-8685	257
1546	G161	-8700	127
1547	G159	-8715	257
1548	G157	-8730	127
1549	G155	-8745	257
1550	G153	-8760	127
1551	G151	-8775	257
1552	G149	-8790	127
1553	G147	-8805	257
1554	G145	-8820	127
1555	G143	-8835	257
1556	G141	-8850	127
1557	G139	-8865	257
1558	G137	-8880	127
1559	G135	-8895	257
1560	G133	-8910	127
1561	G131	-8925	257
1562	G129	-8940	127

PAD No.	PIN Name	X	Y
1563	G127	-8955	257
1564	G125	-8970	127
1565	G123	-8985	257
1566	G121	-9000	127
1567	G119	-9015	257
1568	G117	-9030	127
1569	G115	-9045	257
1570	G113	-9060	127
1571	G111	-9075	257
1572	G109	-9090	127
1573	G107	-9105	257
1574	G105	-9120	127
1575	G103	-9135	257
1576	G101	-9150	127
1577	G99	-9165	257
1578	G97	-9180	127
1579	G95	-9195	257
1580	G93	-9210	127
1581	G91	-9225	257
1582	G89	-9240	127
1583	G87	-9255	257
1584	G85	-9270	127
1585	G83	-9285	257
1586	G81	-9300	127
1587	G79	-9315	257
1588	G77	-9330	127
1589	G75	-9345	257
1590	G73	-9360	127
1591	G71	-9375	257
1592	G69	-9390	127
1593	G67	-9405	257
1594	G65	-9420	127
1595	G63	-9435	257
1596	G61	-9450	127

PAD No.	PIN Name	X	Y
1597	G59	-9465	257
1598	G57	-9480	127
1599	G55	-9495	257
1600	G53	-9510	127
1601	G51	-9525	257
1602	G49	-9540	127
1603	G47	-9555	257
1604	G45	-9570	127
1605	G43	-9585	257
1606	G41	-9600	127
1607	G39	-9615	257
1608	G37	-9630	127
1609	G35	-9645	257
1610	G33	-9660	127
1611	G31	-9675	257
1612	G29	-9690	127
1613	G27	-9705	257
1614	G25	-9720	127
1615	G23	-9735	257
1616	G21	-9750	127
1617	G19	-9765	257
1618	G17	-9780	127
1619	G15	-9795	257
1620	G13	-9810	127
1621	G11	-9825	257
1622	G9	-9840	127
1623	G7	-9855	257
1624	G5	-9870	127
1625	G3	-9885	257
1626	G1	-9900	127
1627	DUMMY	-9930	257
1628	DUMMY	-9945	127

5. BLOCK DIAGRAM



6. PIN DESCRIPTION

6.1 Pin Function

Name	Type	Description	
3-Wire SPI / I ² C Interface Pins			
SPI_ I ² C_SEL	I	3-wire SPI and I ² C interface control.	
		SPI_ I ² C_SEL	Function Description
		L	I ² C interface
		H	3-wire SPI interface
CS	I	Serial communication chip selection. CS is not used in I ² C interface and should be connected to “H”.	
SDA	I/O	Serial communication data input and output.	
SCL	I	Serial communication clock input.	
Control Pins			
PARA_SERI	I	Set parallel or serial RGB interface.	
		PARA_SERI	Function Description
		L	Serial 8-bit RGB interface and input through DG[7:0]
		H	Parallel 24-bit RGB interface and input through DR[7:0] , DB[7:0], DG[7:0]
HDIR	I	Horizontal scan direction control pin. This pin must be connected to “H” or “L” according to system application.	
		HDIR	Function Description
		L	From right to left
		H	From left to right
VDIR	I	Vertical scan direction control pin. This pin must be connected to “H” or “L” according to system application.	
		VDIR	Function Description
		L	From down to up.
		H	From up to down.
VDPOL	I	VDPOL sets VSYNC polarity in RGB interface.	
		VDPOL	Function Description
		L	VSYNC polarity: positive
		H	VSYNC polarity: negative
HDPOL	I	HDPOL sets HSYNC polarity in RGB interface.	
		HDPOL	Function Description
		L	HSYNC polarity: positive
		H	HSYNC polarity: negative

Name	Type	Description	
DCLKPOL	I	DCLKPOL sets DCLK polarity in RGB interface.	
		DCLKPOL	Function Description
		L	DCLK polarity: positive
		H	DCLK polarity: negative
GRB	I	Global reset pin. When GRB is “L”, internal initialization procedure is executed.	
DISP	I	DISP sets the display mode.	
		DISP	Function Description
		L	Standby mode
		H	Normal display mode
AUTODL	I	Auto-refresh function control pin.	
		AUTODL	Function Description
		L	Disable auto-refresh function
		H	Enable auto-refresh function
ENPROG	I	OTP program control pin.	
		ENPROG	Function Description
		L	Disable OTP program function
		H	Enable OTP program function
BIST_EN	I	BIST function control pin.	
		BIST_EN	Function Description
		L	Disable BIST function
		H	Enable BIST function
Input Interface Pins			
DR[7:0] DG[7:0] DB[7:0]	I	RGB interface data input pins.	
		Function Description	
		DR[7:0]	8 bit data bus display red data. DR[7:0] are not used in 8-bit RGB interface and should be connected to “L” .
		DG[7:0]	8 bit data bus display green data. DG[7:0] are used in 8-bit RGB interface.
DB[7:0]	8 bit data bus display blue data. DB[7:0] are not used in 8-bit RGB interface and should be connected to “L”.		
DCLK	I	Pixel clock input pin	
HSYNC	I	Horizontal sync signal, default is negative polarity.	
VSYNC	I	Vertical sync signal, default is negative polarity.	
DE	I	Data input enable. Display access is enabled when DE is “H”.	
Source / Gate Driver Pins			

Name	Type	Description
S1~S720	O	Source driver output signals.
G1~G544	O	Gate driver output signals.
VCOM Generator Pin		
VCOM	O	Power supply for the TFT-LCD common electrode.
Power Supply Pins		
VDD	P	Power supply for analog circuit.
VDDI	P	Power supply for digital I/O pins.
PVDD	P	Power supply for charge pump circuit.
DGND	P	Ground pin for digital circuit.
AGND	P	Ground pin for analog circuit.
PGND	P	Ground pin for charge pump circuit.
Power Circuit Pins		
AVDD	C	DC/DC converter for positive source OP-AMP driver.
AVCL	C	DC/DC converter for negative source OP-AMP driver.
VGH	C	Positive power supply for gate driver.
VGL	C	Negative power supply for gate driver.
GVDD	PO	Positive voltage output of grayscale power.
GVCL	PO	Negative voltage output of grayscale power.
VCC	PO	DC/DC converter for digital circuit.
Test Pins		
VGSP	T	Monitor pin of internal VCOM offset.
VCCA	T	Reserved for testing only, please leave this pin open.
VPP	T	Reserved for testing only, please leave this pin open.
AVDD1	T	Reserved for testing only, please leave this pin open.
AVCL1	T	Reserved for testing only, please leave this pin open.
TEST_IN[14:0]	T	Reserved for testing only, please leave these pins open.
TESTI[2:1]	T	Reserved for testing only, please leave these pins connect to "L"
TESTOUT[7:0]	T	Reserved for testing only, please leave these pins open.
TESTO[2:1]	T	Reserved for testing only, please leave these pins open.

Note: 1. I: input, O: output, I/O: input/output, P: power input, PO: power out, D: dummy, T: test pin, C: capacitor pin

2. If hardware pin is not used, please fix to "H" by VDDI or "L" by DGND

6.2 Hardware Pin Option Mapping Software Register Option

If hardware pin and software register are set at the same time, the judgment criteria are as follows:

Hardware Pin Setting	Register Setting	Judgment Result
DISP	10h_bit[0]	DISP (Hardware Pin)
VDIR	19h_bit[6]	19h_bit[6] (Register)
HDIR	19h_bit[5]	19h_bit 5] (Register)
VDPOL	19h_bit[3]	19h_bit[3] (Register)
HDPOL	19h_bit[2]	19h_bit[2] (Register)
DCLKPOL	19h_bit[0]	19h_bit[0] (Register)
AUTODL	1Bh_bit[2]	1Bh_bit[2] (Register)

7. COMMUNICATION INTERFACE


7.1 3-wire Serial Interface

R/W: Read/Write mode control bit.


R/W=1: Read mode

R/W=0: Write mode

Read Mode




Write Mode



- a. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- b. Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
- c. The serial control block is operational after power on reset, but commands are established by the VSYNC signal. If command is transferred multiple times for the same register, the last command before the VSYNC signal is valid.
- d. If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
- e. If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data before then rising edge of CS pulse are valid data.
- f. Serial block operates with the SCL clock
- g. Serial data can be accepted in the power save mode.
- h. After power on reset or GRB reset, it is required 100ms delay to begin SPI communication.


7.2 I²C Interface

The I²C Interface is bi-directional two-line communication between different ICs or modules. The two lines are a Serial Data line (SDA) and a Serial Clock line (SCL). Both lines have built-in pull up resistor which drives SDA and SCL to high when the bus is not busy. Data transfer can be initiated only when the bus is not busy.




7.2.1 Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse because changes of SDA line at this time will be interpreted as START or STOP. Bit transfer is illustrated as follows.




7.2.2 START and STOP Conditions

Both SDA and SCL lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of SDA, while SCL is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of SDA while SCL is HIGH is defined as the STOP condition (P). The START and STOP conditions are illustrated as follows.



7.2.3 System Configuration




The system configuration is illustrated above and some word-definitions are explained below:

- Transmitter: the device which sends the data to the bus.
- Receiver: the device which receives the data from the bus.
- Master: the device which initiates a transfer generates clock signals and terminates a transfer.
- Slave: the device which is addressed by a master.
- Multi-Master: more than one master can attempt to control the bus at the same time without corrupting the message.
- Arbitration: the procedure to ensure that, if more than one master tries to control the bus simultaneously, only one is allowed to do so and the message is not corrupted.
- Synchronization: procedure to synchronize the clock signals of two or more devices.

7.2.4 Acknowledgment

Each byte of eight bits is followed by an acknowledge-bit. The acknowledge-bit is a HIGH signal put on SDA by the transmitter during the time when the master generates an extra acknowledge-related clock pulse. A slave receiver which is addressed must generate an acknowledge-bit after the reception of each byte. A master receiver must also generate an acknowledge-bit after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge-clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end-of-data to the slave transmitter by not generating an acknowledge-bit on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition. Acknowledgement on the I²C Interface is illustrated as follows.




7.2.5 I²C Interface Protocol

The driver supports command/data write to addressed slaves on the bus. Before any data is transmitted on the I²C Interface, the device which should respond is addressed first. The default slave address is 0111100b and the three times I²C address could be OTP programming.


The sequence is initiated with a START condition (S) from the I²C Interface master, which is followed by the slave address. All slaves with the corresponding address acknowledge in parallel, all the others will ignore the I²C Interface transfer. After acknowledgement, one or more command or data words are followed and define the status of the addressed slaves.

Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the bus master issues a STOP condition (P). If no acknowledge is generated by the master after a byte, the driver stops transferring data to the master. The register write/ read transference sequence are described as follows.

Write Mode (R/W="0")



Read Mode (R/W="1")




S: start condition
P: stop condition
A: acknowledge
 $\bar{A}$: no-acknowledge


master to slave
 slave to master

7.3 RGB Interface


7.3.1 SYNC Mode



7.3.2 SYNC-DE Mode



7.3.3 DE Mode



RGB Mode Selection Table	DCLK	HSYNC	VSYNC	DE
SYNC - DE Mode	Input	Input	Input	Input
SYNC Mode	Input	Input	Input	GND
DE Mode	Input	GND	GND	Input

Note: "Input" means these signals are driven by host side.

7.3.4 Parallel 24 bit RGB Input Timing Table

Parallel 24-bit RGB Input Timing (PVDD=VDD=VDDI= 3.3V, AGND= 0V, TA=25°C)

480RGB X 272 Resolution Timing Table							
Item		Symbol	Min.	Typ.	Max.	Unit	Remark
DCLK Frequency		Fclk	8	9	12	MHz	
DCLK Period		Tclk	83	111	125	ns	
HSYNC	Period Time	Th	485	531	598	DCLK	
	Display Period	Thdisp		480		DCLK	
	Back Porch	Thbp	3	43	43	DCLK	Thbp of SYNC mode set by H_BLANKING[7:0]
	Front Porch	Thfp	2	8	75	DCLK	
	Pulse Width	Thw	2	4	43	DCLK	
VSYNC	Period Time	Tv	276	292	321	HSYNC	
	Display Period	Tvdisp		272		HSYNC	
	Back Porch	Tvbp	2	12	12	HSYNC	Tvbp of SYNC mode set by V_BLANKING[7:0]
	Front Porch	Tvfp	2	8	37	HSYNC	
	Pulse Width	Tvw	2	4	12	HSYNC	

Note: It is necessary to keep Tvbp =12 and Thbp =43 in sync mode. DE mode is unnecessary to keep it.

7.3.5 Serial 8 bit RGB Input Timing Table

Serial 8-bit RGB Input Timing (PVDD=VDD=VDDI= 3.3V, AGND= 0V, TA=25°C)

480RGB X 272 Resolution Timing Table							
Item		Symbol	Min.	Typ.	Max.	Unit	Remark
DCLK Frequency		Fclk	24	27	30	MHz	
DCLK Period		Tclk	33	37	42	ns	
HSYNC	Period Time	Th	1445	1491	1558	DCLK	
	Display Period	Thdisp		1440		DCLK	
	Back Porch	Thbp	3	43	43	DCLK	Thbp of SYNC mode set by H_BLANKING[7:0]
	Front Porch	Thfp	2	8	75	DCLK	
	Pulse Width	Thw	2	4	43	DCLK	
VSYNC	Period Time	Tv	276	292	321	HSYNC	
	Display Period	Tvdisp		272		HSYNC	
	Back Porch	Tvbp	2	12	12	HSYNC	Tvbp of SYNC mode set by V_BLANKING[7:0]
	Front Porch	Tvfp	2	8	37	HSYNC	
	Pulse Width	Tvw	2	4	12	HSYNC	

Note: It is necessary to keep Tvbp =12 and Thbp =43 in sync mode. DE mode is unnecessary to keep it.

8. REGISTER LIST

8.1 Register Summary

COMMAND TABLE 1									
Address	D7	D6	D5	D4	D3	D2	D1	D0	Default
10h	0	0	0	0	GRB	0	0	DISP	08h
11h	CONTRAST[7:0]								40h
12h	0	SUB_CONTRAST_R[6:0]							40h
13h	0	SUB_CONTRAST_B[6:0]							40h
14h	BRIGHTNESS[7:0]								40h
15h	0	SUB_BRIGHTNESS_R[6:0]							40h
16h	0	SUB_BRIGHTNESS_B[6:0]							40h
17h	H_BLANKING[7:0]								2Bh
18h	V_BLANKING[7:0]								0Ch
19h	1	VDIR	HDIR	SBGR	VDPOL	HDPOL	DEPOL	DCLKPOL	-
1Ah	1	1	1	1	0	RGBSWAP	RGBMODE[1:0]		F7h
1Bh	0	0	0	0	1	AUTODL	0	0	-
1Ch	0	0	PICSEC[1:0]		AUTOBIST	PICSEL [2:0]			38h
COMMAND TABLE 2									
Address	D7	D6	D5	D4	D3	D2	D1	D0	Default
40h	0	1	VRHP[5:0]						--
41h	0	VRHN[6:0]							--
44h	0	1	0	0	AVCLS[1:0]		AVDDS[1:0]		--
45h	0	0	0	0	VGLSEL[1:0]		VGHSEL[1:0]		--
46h	T4T[1:0]		T3T[1:0]		T2T[1:0]		T1T[1:0]		--
47h	0	0	0	0	0	SOURCE_AP[2:0]			--
49h	0	NO[2:0]			0	-	-	-	--
4Ah	0	PRGB_GWIDTH[2:0]			0	SRGB_GWIDTH[2:0]			--

Note:

1. When GRB is "Low", all registers reset to default values.
2. Symbol "-" means this register needs to refer to the hardware pin design (refer to section 6.2 Hardware Pin Option Mapping Software Register Option).
3. Symbol "--" means this value is OTP setting according to parameters of system application, panel loading and display quality.
4. Do not use instructions not listed in these tables.
5. The register in command table1 can not be programmed into OTP. So the commands in command table1 are only suitable for engineering testing.

GAMMA COMMAND TABLE									
Address	D7	D6	D5	D4	D3	D2	D1	D0	Default
20h	0	-	-	VRF0P[4:0]					--
21h	0	-	-	VOS0P[4:0]					--
22h	PFP0[2:0]			PKP0[4:0]					--
23h	PFP1[2:0]			PKP1[4:0]					--
24h	PFP2[2:0]			PKP2[4:0]					--
25h	PFP3[2:0]			PKP3[4:0]					--
26h	PFP4[2:0]			PKP4[4:0]					--
27h	PFP5[2:0]			PKP5[4:0]					--
28h	PFP6[2:0]			PKP6[4:0]					--
29h	0	0	0	PKP7[4:0]					--
30h	0	-	-	VRF0N[4:0]					--
31h	0	-	-	VOS0N[4:0]					--
32h	PFN0[2:0]			PKN0[4:0]					--
33h	PFN1[2:0]			PKN1[4:0]					--
34h	PFN2[2:0]			PKN2[4:0]					--
35h	PFN3[2:0]			PKN3[4:0]					--
36h	PFN4[2:0]			PKN4[4:0]					--
37h	PFN5[2:0]			PKN5[4:0]					--
38h	PFN6[2:0]			PKN6[4:0]					--
39h	0	0	0	PKN7[4:0]					--

Note:

1. When GRB is "Low", all registers reset to default values.
2. Symbol "-" means this value is don't care.
3. Symbol "--" means this value is OTP setting according to parameters of system application, panel loading and display quality.
4. Do not use instructions not listed in these tables.

OTP COMMAND TABLE									
Address	D7	D6	D5	D4	D3	D2	D1	D0	Default
01h	0	ID1[6:0]							--
02h	0	ID2[6:0]							--
03h	0	ID3[6:0]							--
04h	0	I ² CID[6:0]							78h
05h	0	VMF[6:0]							40h
60h	0	1	0	0	0	1	OTPEN	0	44h
65h	OTPACK[7:0]								00h
66h	0	0	0	0	0	VMF OTP TIME[2:0]			--
67h	0	0	0	0	0	CMD2 OTP TIME[2:0]			--
68h	0	0	0	0	0	GAMMA OTP TIME[2:0]			--
69h	0	0	0	0	0	ID1 OTP TIME[2:0]			--
6Ah	0	0	0	0	0	ID2 OTP TIME[2:0]			--
6Bh	0	0	0	0	0	ID3 OTP TIME[2:0]			--
6Ch	0	0	0	0	0	I ² CID OTP TIME[2:0]			--

Note:

1. When GRB is "Low", all registers reset to default values.
2. Symbol "--" means this value is OTP setting according to parameters of system application, panel loading and display quality.
3. Do not use instructions not listed in these tables.

8.2 Command Table1 Register Description

8.2.1 GRB、DISP CONTROL (10h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
10h	W	0	0	0	0	GRB	0	0	DISP	08h

Designation	Description
GRB	Reset register setting GRB=0: reset all registers to default value GRB=1: normal operation
DISP	Standby (power saving) mode setting DISP=0: standby mode DISP=1: normal mode

8.2.2 CONTRAST (11h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
11h	W	CONTRAST[7:0]								40h

Designation	Description
CONTRAST[7:0]	Set RGB contrast level, the range of gain is 0~3.984 CONTRAST=00h: contrast gain=0 CONTRAST=40h: contrast gain=1 CONTRAST=FFh: contrast gain=3.984

8.2.3 SUB_CONTRAST_R (12h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
12h	W	0	SUB_CONTRAST_R[6:0]							40h

Designation	Description
SUB_CONTRAST_R[6:0]	Set red color sub-contrast level, the range of gain is 0.75~1.246 SUB_CONTRAST_R=00h: contrast gain=0.75 SUB_CONTRAST_R=40h: contrast gain=1 SUB_CONTRAST_R=7Fh: contrast gain=1.246

8.2.4 SUB_CONTRAST_B (13h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
13h	W	0	SUB_CONTRAST_B[6:0]							40h

Designation	Description
SUB_CONTRAST_B[6:0]	Set blue color sub-contrast level, the range of gain is 0.75~1.246 SUB_CONTRAST_B=00h: contrast gain=0.75 SUB_CONTRAST_B=40h: contrast gain=1 SUB_CONTRAST_B=7Fh: contrast gain=1.246

8.2.5 BRIGHTNESS (14h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
14h	W	BRIGHTNESS[7:0]								40h

Designation	Description
BRIGHTNESS[7:0]	Set RGB brightness level, the range of brightness is -64~+191 BRIGHTNESS=00h: -64 BRIGHTNESS=40h: 0 BRIGHTNESS=FFh: +191

8.2.6 SUB-BRIGHTNESS_R (15h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
15h	W	0	SUB_BRIGHTNESS_R[6:0]							40h

Designation	Description
SUB_BRIGHTNESS_R [6:0]	Set red color sub-brightness level, the range of brightness is -64~+63 SUB_BRIGHTNESS_R=00h: -64 SUB_BRIGHTNESS_R=40h: 0 SUB_BRIGHTNESS_R=7Fh: +63

8.2.7 SUB-BRIGHTNESS_B (16h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
16h	W	0	SUB_BRIGHTNESS_B[6:0]							40h

Designation	Description
SUB_BRIGHTNESS_B [6:0]	Set blue color sub-brightness level, the range of brightness is -64~+63 SUB_BRIGHTNESS_B=00h: -64 SUB_BRIGHTNESS_B=40h: 0 SUB_BRIGHTNESS_B=7Fh: +63

8.2.8 H_BLANKING (17h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
17h	W	H_BLANKING[7:0]								2Bh

Designation	Description
H_BLANKING[7:0]	The HSYNC back porch setting of RGB interface

8.2.9 V_BLANKING (18h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
18h	W	V_BLANKING[7:0]								0Ch

Designation	Description
V_BLANKING[7:0]	The VSYNC back porch setting of RGB interface

8.2.10 DISPLAY MODE SETTING (19h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
19h	W	1	VDIR	HDIR	SBGR	VDPOL	HDPOL	DEPOL	DCLKPOL	-

Designation	Description
VDIR	Vertical scan direction setting VDIR= 0: from bottom to top, L544(first line) → L543 →...→ L2 → L1(last line) VDIR= 1: from top to bottom, L1(first line) → L2 →...→ L543 → L544(last line)
HDIR	Horizontal scan direction setting HDIR= 0: from right to left, Y720(first data) → Y719 →...→ Y2 → Y1(last data) HDIR= 1: from left to right, Y1(first data) → Y2 →...→ Y719 → Y720(last data)
SBGR	Data of red and blue exchange SBGR= 0: normal, DR[7:0]→DR[7:0] and DB[7:0]→DB[7:0] SBGR= 1: exchange, DR[7:0]→DB[7:0] and DB[7:0]→DR[7:0]
VDPOL	VSYNC polarity setting VDPOL= 0: positive polarity VDPOL= 1: negative polarity
HDPOL	HSYNC polarity setting HDPOL= 0: positive polarity HDPOL= 1: negative polarity
DEPOL	DE polarity setting DEPOL= 0: positive polarity DEPOL= 1: negative polarity
DCLKPOL	DCLK polarity setting DCLKPOL= 0: positive Polarity DCLKPOL= 1: negative Polarity

Note: The default setting of register (19h) can refer to the relevant hardware pin setting.

8.2.11 RGB INTERFACE MODE SETTING (1Ah)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
1Ah	W	1	1	1	1	0	RGBSWAP	RGBMODE[1:0]		F7h

Designation	Description			
RGBSWAP	Set data format sequence of RGB interface			
	Pin Name	Internal Data	RGBSWAP=1	RGBSWAP=0
	DR0	r0'	r0'	r7'
	DR1	r1'	r1'	r6'
	DR2	r2'	r2'	r5'
	DR3	r3'	r3'	r4'
	DR4	r4'	r4'	r3'
	DR5	r5'	r5'	r2'
	DR6	r6'	r6'	r1'
	DR7	r7'	r7'	r0'
	DG0	g0'	g0'	g7'
	DG1	g1'	g1'	g6'
	DG2	g2'	g2'	g5'
	DG3	g3'	g3'	g4'
	DG4	g4'	g4'	g3'
	DG5	g5'	g5'	g2'
	DG6	g6'	g6'	g1'
	DG7	g7'	g7'	g0'
	DB0	b0'	b0'	b7'
	DB1	b1'	b1'	b6'
	DB2	b2'	b2'	b5'
	DB3	b3'	b3'	b4'
	DB4	b4'	b4'	b3'
	DB5	b5'	b5'	b2'
DB6	b6'	b6'	b1'	
DB7	b7'	b7'	b0'	

RGBMODE[1:0]	Internal data process	
	RGBMODE [1:0]	Internal data process
	00	RGB[8 8 8](16.7M colors input data) to 256 gray mono display)
	01	RGB[8 8 8](16.7M colors input data) to RGB[6 5 6] (65K colors display)
	10	RGB[8 8 8](16.7M colors input data) to RGB[6 6 6] (262K

		colors display)
	11	RGB[8 8 8](16.7M colors input data) to RGB[8 8 8] (16.7M colors display)

8.2.12 AUTO-REFRESH CONTROL (1Bh)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
1Bh	W	0	0	0	0	1	AUTODL	0	0	-

Designation	Description
AUTODL	Auto-refresh function control AUTODL= 0: disable auto-refresh function AUTODL= 1: enable auto-refresh function

Note: The default setting of register (1Bh) can refer to the relevant hardware pin setting.

8.2.13 BIST FUNCTION SETTING (1Ch)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
1Ch	W	0	0	PICSEC[1:0]		AUTOBIST	PICSEL[2:0]			38h

Designation	Description	
PICSEC[1:0]	The time interval of test pattern in the BIST mode	
	PICSEC[1:0]	Time(sec)
	00	0.5
	01	1
	10	1.5
	11	2
AUTOBIST	Auto display pattern control in the BIST mode	
	AUTOBIST=0: Disable auto display mode	
	AUTOBIST=1: Enable auto display mode	
PICSEL[2:0]	BIST pattern selection	
	PICSEL [2:0]	Display Pattern
	000	Black
	001	White
	010	Red
	011	Green
	100	Blue
	101	Black
	110	Black
	111	Black

Note: When "BIST_EN" pin sets to "H", This register (1Ch) of BIST control function is enabled

8.3 Command Table2 Register Description

8.3.1 GVDD SETTING (40h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
40h	R/W	0	1	VRHP[5:0]						--

Designation	Description							
VRHP[5:0]	GVDD level setting							
	VRHP[5:0]	GVDD	VRHP[5:0]	GVDD	VRHP[5:0]	GVDD	VRHP[5:0]	GVDD
	000000	5.9680	010000	5.7120	100000	5.4560	110000	5.2000
	000001	5.9520	010001	5.6960	100001	5.4400	110001	5.1840
	000010	5.9360	010010	5.6800	100010	5.4240	110010	5.1680
	000011	5.9200	010011	5.6640	100011	5.4080	110011	5.1520
	000100	5.9040	010100	5.6480	100100	5.3920	110100	5.1360
	000101	5.8880	010101	5.6320	100101	5.3760	110101	5.1200
	000110	5.8720	010110	5.6160	100110	5.3600	110110	5.1040
	000111	5.8560	010111	5.6000	100111	5.3440	110111	5.0880
	001000	5.8400	011000	5.5840	101000	5.3280	111000	5.0720
	001001	5.8240	011001	5.5680	101001	5.3120	111001	5.0560
	001010	5.8080	011010	5.5520	101010	5.2960	111010	5.0400
	001011	5.7920	011011	5.5360	101011	5.2800	111011	5.0240
	001100	5.7760	011100	5.5200	101100	5.2640	111100	5.0080
	001101	5.7600	011101	5.5040	101101	5.2480	111101	4.9920
	001110	5.7440	011110	5.4880	101110	5.2320	111110	4.9760
	001111	5.7280	011111	5.4720	101111	5.2160	111111	4.9600

8.3.2 GVCL SETTING (41h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
41h	R/W	0	VRHN[6:0]							--

Designation	Description							
VRHN[6:0]	GVCL level setting							
	VRHN[6:0]	GVCL	VRHN[6:0]	GVCL	VRHN[6:0]	GVCL	VRHN[6:0]	GVCL
	0100000	-4.4800	0111000	-4.0960	1010000	-3.7120	1101000	-3.3280
	0100001	-4.4640	0111001	-4.0800	1010001	-3.6960	1101001	-3.3120
	0100010	-4.448	0111010	-4.0640	1010010	-3.6800	1101010	-3.2960
	0100011	-4.4320	0111011	-4.0480	1010011	-3.6640	1101011	-3.2800
	0100100	-4.4160	0111100	-4.0320	1010100	-3.6480	1101100	-3.2640
	0100101	-4.4000	0111101	-4.0160	1010101	-3.6320	1101101	-3.2480
	0100110	-4.3840	0111110	-4.0000	1010110	-3.6160	1101110	-3.2320
	0100111	-4.3680	0111111	-3.9840	1010111	-3.6000	1101111	-3.2160
	0101000	-4.3520	1000000	-3.9680	1011000	-3.5840	1110000	-3.2000
	0101001	-4.3360	1000001	-3.9520	1011001	-3.5680	1110001	-3.1840
	0101010	-4.3200	1000010	-3.9360	1011010	-3.5520	1110010	-3.1680
	0101011	-4.3040	1000011	-3.9200	1011011	-3.5360	1110011	-3.1520
	0101100	-4.2880	1000100	-3.9040	1011100	-3.5200	1110100	-3.1360
	0101101	-4.2720	1000101	-3.8880	1011101	-3.5040	1110101	-3.1200
	0101110	-4.2560	1000110	-3.8720	1011110	-3.4880	1110110	-3.1040
	0101111	-4.2400	1000111	-3.8560	1011111	-3.4720	1110111	-3.0880
	0110000	-4.2240	1001000	-3.8400	1100000	-3.4560	1111000	-3.0720
	0110001	-4.2080	1001001	-3.8240	1100001	-3.4400	1111001	-3.0560
	0110010	-4.1920	1001010	-3.8080	1100010	-3.4240	1111010	-3.0400
	0110011	-4.1760	1001011	-3.7920	1100011	-3.4080	1111011	-3.0240
	0110100	-4.1600	1001100	-3.7760	1100100	-3.3920	1111100	-3.0080
	0110101	-4.1440	1001101	-3.7600	1100101	-3.3760	1111101	-2.9920
	0110110	-4.1280	1001110	-3.7440	1100110	-3.3600	1111110	-2.9760
	0110111	-4.1120	1001111	-3.7280	1100111	-3.3440	1111111	-2.9600

8.3.3 AVDD, AVCL SETTING (44h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
44h	R/W	0	1	0	0	AVCLS[1:0]		AVDDS[1:0]		--

Designation	Description	
AVCLS[1:0]	AVCL level setting	
	AVCLS[1:0]	AVCL (V)
	00	-4.2
	01	-4.6
	10	Reserved
	11	Reserved
AVDDS[1:0]	AVDD level setting	
	AVDDS[1:0]	AVDD (V)
	00	6.2
	01	6.4
	10	Reserved
	11	Reserved

8.3.4 VGH, VGL SETTING (45h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
45h	R/W	0	0	0	0	VGLSEL[1:0]		VGHSEL[1:0]		--

Designation	Description	
VGLSEL[1:0]	VGL level setting	
	VGLSEL[1:0]	VGL (V)
	00	-7
	01	-8
	10	-10
	11	-11
VGHSEL[1:0]	VGH level setting	
	VGHSEL[1:0]	VGH (V)
	00	13
	01	15
	10	16
	11	16.5

8.3.5 SOURCE EQUALIZE TIME SETTING (46h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
46h	R/W	T4T[1:0]		T3T[1:0]		T2T[1:0]		T1T[1:0]		--

Designation	Description																																								
T4T[1:0] T3T[1:0] T2T[1:0] T1T[1:0]	Source equalizing T4 timing setting <table> <tr> <th>T4T[1:0]</th><th>T4 (DCLK)</th></tr> <tr> <td>00</td><td>4</td></tr> <tr> <td>01</td><td>8</td></tr> <tr> <td>10</td><td>17</td></tr> <tr> <td>11</td><td>26</td></tr> </table> Source equalizing T3 timing setting <table> <tr> <th>T3T[1:0]</th><th>T3 (DCLK)</th></tr> <tr> <td>00</td><td>0.5</td></tr> <tr> <td>01</td><td>8</td></tr> <tr> <td>10</td><td>17</td></tr> <tr> <td>11</td><td>26</td></tr> </table> Source equalizing T2 timing setting <table> <tr> <th>T2T[1:0]</th><th>T2 (DCLK)</th></tr> <tr> <td>00</td><td>0.5</td></tr> <tr> <td>01</td><td>8</td></tr> <tr> <td>10</td><td>17</td></tr> <tr> <td>11</td><td>26</td></tr> </table> Source equalizing T1 timing setting <table> <tr> <th>T1T[1:0]</th><th>T1 (DCLK)</th></tr> <tr> <td>00</td><td>OFF</td></tr> <tr> <td>01</td><td>8</td></tr> <tr> <td>10</td><td>17</td></tr> <tr> <td>11</td><td>26</td></tr> </table> <i>Note: The above source equalize timing table is only for 480RGB X 272 resolution application.</i>	T4T[1:0]	T4 (DCLK)	00	4	01	8	10	17	11	26	T3T[1:0]	T3 (DCLK)	00	0.5	01	8	10	17	11	26	T2T[1:0]	T2 (DCLK)	00	0.5	01	8	10	17	11	26	T1T[1:0]	T1 (DCLK)	00	OFF	01	8	10	17	11	26
T4T[1:0]	T4 (DCLK)																																								
00	4																																								
01	8																																								
10	17																																								
11	26																																								
T3T[1:0]	T3 (DCLK)																																								
00	0.5																																								
01	8																																								
10	17																																								
11	26																																								
T2T[1:0]	T2 (DCLK)																																								
00	0.5																																								
01	8																																								
10	17																																								
11	26																																								
T1T[1:0]	T1 (DCLK)																																								
00	OFF																																								
01	8																																								
10	17																																								
11	26																																								


8.3.6 SOURCE OP-AMP POWER SETTING (47h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
47h	R/W	0	0	0	0	0	SOURCE_AP[2:0]			--

Designation	Description																		
SOURCE_AP[2:0]	Source driving ability setting. When value is higher, the source output current will increase.																		
	<table><tr><th>SOURCE_AP[2:0]</th><th>Source Power</th></tr><tr><td>000</td><td>Level 1 (lowest)</td></tr><tr><td>001</td><td>Level 2 (minimal)</td></tr><tr><td>010</td><td>Level 3 (minimal to medium)</td></tr><tr><td>011</td><td>Level 4 (medium)</td></tr><tr><td>100</td><td>Level 5 (medium to large)</td></tr><tr><td>101</td><td>Level 6 (large)</td></tr><tr><td>110</td><td>Level 7 (large to highest)</td></tr><tr><td>111</td><td>Level 8 (highest)</td></tr></table>	SOURCE_AP[2:0]	Source Power	000	Level 1 (lowest)	001	Level 2 (minimal)	010	Level 3 (minimal to medium)	011	Level 4 (medium)	100	Level 5 (medium to large)	101	Level 6 (large)	110	Level 7 (large to highest)	111	Level 8 (highest)
	SOURCE_AP[2:0]	Source Power																	
	000	Level 1 (lowest)																	
	001	Level 2 (minimal)																	
	010	Level 3 (minimal to medium)																	
	011	Level 4 (medium)																	
	100	Level 5 (medium to large)																	
	101	Level 6 (large)																	
	110	Level 7 (large to highest)																	
111	Level 8 (highest)																		
Note: The setting value needs to be adjusted according to the display performance.																			


8.3.7 GATE TIMING SETTING 1 (49h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
49h	R/W	0	NO[2:0]			0	-	-	-	--

Designation	Description																		
NO[2:0]	 Gate (n) and Gate (n+1) non-overlap timing setting <table border="1"> <thead> <tr> <th>NO[2:0]</th><th>Gate non-overlap (DCLK)</th></tr> </thead> <tbody> <tr><td>000</td><td>9</td></tr> <tr><td>001</td><td>19</td></tr> <tr><td>010</td><td>38</td></tr> <tr><td>011</td><td>57</td></tr> <tr><td>100</td><td>76</td></tr> <tr><td>101</td><td>96</td></tr> <tr><td>110</td><td>115</td></tr> <tr><td>111</td><td>134</td></tr> </tbody> </table>	NO[2:0]	Gate non-overlap (DCLK)	000	9	001	19	010	38	011	57	100	76	101	96	110	115	111	134
NO[2:0]	Gate non-overlap (DCLK)																		
000	9																		
001	19																		
010	38																		
011	57																		
100	76																		
101	96																		
110	115																		
111	134																		

8.3.8 GATE TIMING SETTING 2 (4Ah)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
4Ah	R/W	0		PRGB_GWIDTH[2:0]		0		SRGB_GWIDTH[2:0]		--

Designation	Description																											
PRGB_GWIDTH[2:0] SRGB_GWIDTH[2:0]	 DE — — — — — T1 (Gate non-overlap) T2 (Gate(n) width) T3 (Gate(n+1) width) T4 (Horizontal Display Period)																											
	Set gate pulse width of parallel RGB interface.																											
	<table><tr><th>PRGB_GWIDTH[2:0]</th><th>T2 Gate (n) width (DCLK)</th><th>T3 Gate (n+1) width (DCLK)</th></tr><tr><td>000</td><td>GT1</td><td>GT2</td></tr><tr><td>001</td><td>GT1 + 19</td><td>GT2 - 19</td></tr><tr><td>010</td><td>GT1 + 38</td><td>GT2 - 38</td></tr><tr><td>011</td><td>GT1 + 57</td><td>GT2 - 57</td></tr><tr><td>100</td><td>GT1 + 76</td><td>GT2 - 76</td></tr><tr><td>101</td><td>GT1 + 96</td><td>GT2 - 96</td></tr><tr><td>110</td><td>GT1 + 115</td><td>GT2 - 115</td></tr><tr><td>111</td><td>GT1 + 134</td><td>GT2 - 134</td></tr></table>	PRGB_GWIDTH[2:0]	T2 Gate (n) width (DCLK)	T3 Gate (n+1) width (DCLK)	000	GT1	GT2	001	GT1 + 19	GT2 - 19	010	GT1 + 38	GT2 - 38	011	GT1 + 57	GT2 - 57	100	GT1 + 76	GT2 - 76	101	GT1 + 96	GT2 - 96	110	GT1 + 115	GT2 - 115	111	GT1 + 134	GT2 - 134
	PRGB_GWIDTH[2:0]	T2 Gate (n) width (DCLK)	T3 Gate (n+1) width (DCLK)																									
	000	GT1	GT2																									
	001	GT1 + 19	GT2 - 19																									
	010	GT1 + 38	GT2 - 38																									
	011	GT1 + 57	GT2 - 57																									
	100	GT1 + 76	GT2 - 76																									
	101	GT1 + 96	GT2 - 96																									
110	GT1 + 115	GT2 - 115																										
111	GT1 + 134	GT2 - 134																										
Set gate pulse width of serial RGB interface.																												
<table><tr><th>SRGB_GWIDTH[2:0]</th><th>T2 Gate (n) width (DCLK)</th><th>T3 Gate (n+1) width (DCLK)</th></tr><tr><td>000</td><td>GT1</td><td>GT2</td></tr><tr><td>001</td><td>GT1 + 19</td><td>GT2 - 19</td></tr><tr><td>010</td><td>GT1 + 38</td><td>GT2 - 38</td></tr><tr><td>011</td><td>GT1 + 57</td><td>GT2 - 57</td></tr><tr><td>100</td><td>GT1 + 76</td><td>GT2 - 76</td></tr><tr><td>101</td><td>GT1 + 96</td><td>GT2 - 96</td></tr><tr><td>110</td><td>GT1 + 115</td><td>GT2 - 115</td></tr><tr><td>111</td><td>GT1 + 134</td><td>GT2 - 134</td></tr></table>	SRGB_GWIDTH[2:0]	T2 Gate (n) width (DCLK)	T3 Gate (n+1) width (DCLK)	000	GT1	GT2	001	GT1 + 19	GT2 - 19	010	GT1 + 38	GT2 - 38	011	GT1 + 57	GT2 - 57	100	GT1 + 76	GT2 - 76	101	GT1 + 96	GT2 - 96	110	GT1 + 115	GT2 - 115	111	GT1 + 134	GT2 - 134	
SRGB_GWIDTH[2:0]	T2 Gate (n) width (DCLK)	T3 Gate (n+1) width (DCLK)																										
000	GT1	GT2																										
001	GT1 + 19	GT2 - 19																										
010	GT1 + 38	GT2 - 38																										
011	GT1 + 57	GT2 - 57																										
100	GT1 + 76	GT2 - 76																										
101	GT1 + 96	GT2 - 96																										
110	GT1 + 115	GT2 - 115																										
111	GT1 + 134	GT2 - 134																										
Note: 1. The above gate pulse width timing table is only for 480RGB X 272 resolution application.																												
2. $GT1=GT2= \text{Horizontal display period} - (2 * \text{Gate non-overlap})$																												
For example: Resolution=480RGB * 272 DCLK=10Mhz,GT1= GT2=183 (DCLK)=18.3 (us)																												
3. To adjust gate pulse width to get the better display quality according to panel condition or system application.																												

8.4 Gamma Table Register Description

8.4.1 GAMMA SETTING (20h~29h, 30h~39h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
20h	R/W	0	-	-	VRF0P[4:0]					--
21h	R/W	0	-	-	VOS0P[4:0]					--
22h	R/W	PFP0[2:0]			PKP0[4:0]					--
23h	R/W	PFP1[2:0]			PKP1[4:0]					--
24h	R/W	PFP2[2:0]			PKP2[4:0]					--
25h	R/W	PFP3[2:0]			PKP3[4:0]					--
26h	R/W	PFP4[2:0]			PKP4[4:0]					--
27h	R/W	PFP5[2:0]			PKP5[4:0]					--
28h	R/W	PFP6[2:0]			PKP6[4:0]					--
29h	R/W	0	0	0	PKP7[4:0]					--
30h	R/W	0	-	-	VRF0N[4:0]					--
31h	R/W	0	-	-	VOS0N[4:0]					--
32h	R/W	PFN0[2:0]			PKN0[4:0]					--
33h	R/W	PFN1[2:0]			PKN1[4:0]					--
34h	R/W	PFN2[2:0]			PKN2[4:0]					--
35h	R/W	PFN3[2:0]			PKN3[4:0]					--
36h	R/W	PFN4[2:0]			PKN4[4:0]					--
37h	R/W	PFN5[2:0]			PKN5[4:0]					--
38h	R/W	PFN6[2:0]			PKN6[4:0]					--
39h	R/W	0	0	0	PKN7[4:0]					--

Designation	Description
PKP0[4:0]	V16 gamma selection
PKN0[4:0]	
PKP1[4:0]	V32 gamma selection
PKN1[4:0]	
PKP2[4:0]	V48 gamma selection
PKN2[4:0]	
PKP3[4:0]	V80 gamma selection
PKN3[4:0]	
PKP4[4:0]	V176 gamma selection
PKN4[4:0]	
PKP5[4:0]	V208 gamma selection
PKN5[4:0]	

PKP6[4:0]	V224 gamma selection
PKN6[4:0]	
PKP7[4:0]	V240 gamma selection
PKN7[4:0]	
VRF0P[4:0]	V8 gamma selection
VRF0N[4:0]	
VOS0P[4:0]	V248 gamma selection
VOS0N [4:0]	
PFP0[2:0]	V12 gamma selection
PFN0[2:0]	
PFP1[2:0]	V64 gamma selection
PFN1[2:0]	
PFP2[2:0]	V104 gamma selection
PFN2[2:0]	
PFP3[2:0]	V128 gamma selection
PFN3[2:0]	
PFP4[2:0]	V152 gamma selection
PFN4[2:0]	
PFP5[2:0]	V192 gamma selection
PFN5[2:0]	
PFP6[2:0]	V244 gamma selection
PFN6[2:0]	

8.5 OTP Table Register Description

8.5.1 ID1 SETTING (01h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
01h	R/W	0	ID1[6:0]							--

Designation	Description
ID1[6:0]	Built-in OTP for ID1 setting. The OTP supports 3 times programming

8.5.2 ID2 SETTING (02h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
02h	R/W	0	ID2[6:0]							--

Designation	Description
ID2[6:0]	Built-in OTP for ID2 setting. The OTP supports 3 times programming

8.5.3 ID3 SETTING (03h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
03h	R/W	0	ID3[6:0]							--

Designation	Description
ID3[6:0]	Built-in OTP for ID3 setting. The OTP supports 3 times programming

8.5.4 I²C ID CODE SETTING (04h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
04h	R/W	0	I ² CID[6:0]							78h

Designation	Description
I ² CID[6:0]	Built-in OTP for I ² C interface ID setting. The OTP supports 3 times programming

8.5.5 VCOM OFFSET SETTING (05h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
05h	R/W	0	VMF[6:0]							40h

Designation	Description				
VMF[6:0]	VCOM offset setting				
	VMF[6]	VMF[5:0]	VGSP	GVDD	GVCL
	0	000000	VCOMS[6:0]+64d	VRHP[6:0]+64d	VRHN[6:0]+64d
	0	000001	VCOMS[6:0]+63d	VRHP[6:0]+63d	VRHN[6:0]+63d
	0	000010	VCOMS[6:0]+62d	VRHP[6:0]+62d	VRHN[6:0]+62d
	0				
	0	111110	VCOMS[6:0]+2d	VRHP[6:0]+2d	VRHN[6:0]+2d
	0	111111	VCOMS[6:0]+1d	VRHP[6:0]+1d	VRHN[6:0]+1d
	1	000000	VCOMS[6:0]	VRHP[6:0]	VRHN[6:0]
	1	000001	VCOMS[6:0]-1d	VRHP[6:0]-1d	VRHN[6:0]-1d
	1	000010	VCOMS[6:0]-2d	VRHP[6:0]-2d	VRHN[6:0]-2d
	1				
	1	111110	VCOMS[6:0]-62d	VRHP[6:0]-62d	VRHN[6:0]-62d
	1	111111	VCOMS[6:0]-63d	VRHP[6:0]-63d	VRHN[6:0]-63d
<i>Note: d=16mV</i>					

8.5.6 OTP FUNCTION CONTROL (60h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
60h	W	0	1	0	0	0	1	OTPEN	0	44h

Designation	Description
OTPEN	OTP function control OTPEN = 0: disable OTP function OTPEN = 1: enable OTP function

8.5.7 OTP ACKNOWLEDGEMENT CONTROL (65h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
65h	W	OTPACK[7:0]								00h

Designation	Description	
OTPACK[7:0]	OTP active selection	
	OTPACK[7:0]	Description
	31h	ID1 program
	32h	ID2 program
	33h	ID3 program
	34h	I ² C I/F ID program
	3Ah	VCOM offset program
	4Bh	Command 2 program
	5Ch	Gamma program

8.5.8 VCOM OFFSET OTP PROGRAM TIMES (66h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
66h	R	0	0	0	0	0	VMF OTP TIME[2:0]			--

Designation	Description
VMF OTP TIME[2:0]	Read VCOM offset remaining programmable times

8.5.9 COMMAND 2 PROGRAM TIMES (67h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
67h	R	0	0	0	0	0	CMD2 OTP TIME[2:0]			--

Designation	Description
CMD2 OTP TIME[2:0]	Read COMMAND 2 remaining programmable times

8.5.10 GAMMA OTP PROGRAM TIMES (68h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
68h	R	0	0	0	0	0	GAMMA OTP TIME[2:0]			--

Designation	Description
GAMMA OTP TIME[2:0]	Read GAMMA remaining programmable times

8.5.11 ID1 OTP PROGRAM TIMES (69h)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
69h	R	0	0	0	0	0	ID1 OTP TIME[2:0]			--

Designation	Description
ID1 OTP TIME[2:0]	Read ID1 remaining programmable times

8.5.12 ID2 OTP PROGRAM TIMES (6Ah)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
6Ah	R	0	0	0	0	0	ID2 OTP TIME[2:0]			--

Designation	Description
ID2 OTP TIME[2:0]	Read ID2 remaining programmable times

8.5.13 ID3 OTP PROGRAM TIMES (6Bh)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
6Bh	R	0	0	0	0	0	ID3 OTP TIME[2:0]			--

Designation	Description
ID3 OTP TIME[2:0]	Read ID3 remaining programmable times

8.5.14 I²C ID OTP PROGRAM TIMES (6Ch)

Address	TYPE	D7	D6	D5	D4	D3	D2	D1	D0	Default
6Ch	R	0	0	0	0	0	I ² CID OTP TIME[2:0]			--

Designation	Description
I ² CID OTP TIME[2:0]	Read I ² CID remaining programmable times

9. ELECTRICAL SPECIFICATIONS

9.1 Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Power Supply Voltage	VDD	- 0.3 ~ +4.0	V
IO Supply Voltage	VDDI	- 0.3 ~ +4.0	V
Charge Pump Supply Voltage	PVDD	- 0.3 ~ +4.0	V
Logic Input Voltage Range	VIN	-0.3 ~ VDDI + 0.3	V
Logic Output Voltage Range	VOUT	-0.3 ~ VDDI + 0.3	V
Operating Temperature Range	TOPR	-30 ~ +85	°C
Storage Temperature Range	TSTG	-40 ~ +125	°C

Note:

1. That the stress exceeds the Limiting Value listed above it may cause the driver IC permanent damage. These values are for stress only. IC should be operated under the DC/AC Characteristic conditions for normal operation. If these conditions are not met, IC operation may be error and the reliability may be deteriorated.

2. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to VSS unless otherwise noted.

3. Insure the voltage levels of VDDI, VDD, PVDD always matches the correct relation:

$$1.65V \leq VDDI \leq VDD = PVDD \leq 3.6V$$

4. VIN should be less than or equal to 3.6V. (VIN ≤ 3.6V)

9.2 DC Characteristics

DC Electrical Characteristics (PVDD=VDD=VDDI= 3.3V, AGND= 0V, TA=25°C, Bare Chip)

9.2.1 Recommended Operating Range

PVDD=VDD=VDDI= 3.3V, AGND= 0V, TA=25°C, Bare Chip

Item	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply Voltage	VDD	3.0	3.3	3.6	V	
IO Supply Voltage	VDDI	1.65	-	3.6	V	
Charge Pump Supply Voltage	PVDD	3.0	3.3	3.6	V	

9.2.2 DC Characteristics for Digital Circuit

PVDD=VDD=VDDI= 3.3V, AGND= 0V, TA=25°C, Bare Chip

Item	Symbol	Min.	Typ.	Max.	Unit	Conditions
Logic-High Input Voltage	Vih	0.7VDDI	-	VDDI	V	
Logic-Low Input Voltage	Vil	DGND	-	0.3VDDI	V	
Logic-High Output Voltage	Voh	VDDI-0.4	-	VDDI	V	
Logic-Low Output Voltage	Vol	DGND	-	DGND+0.4	V	

9.2.3 DC Characteristics for Analog Circuit

PVDD=VDD=VDDI= 3.3V, AGND= 0V, TA=25°C, Bare Chip

Item	Symbol	Min.	Typ.	Max.	Unit	Conditions
Positive High-Voltage Power	VGH	13	15	16.5	V	No Load@ FR=60Hz
Negative High-Voltage Power	VGL	-7	-10	-11	V	
Output Voltage Deviation	Vod	-	±35	±45	mV	
Standby Current	Isc	-	-	50	uA	
Operation Current	Ioc	-	20	-	mA	

9.3 AC Characteristics

AC Electrical Characteristics (PVDD=VDD=VDDI= 3.3V, AGND= 0V, TA=25°C, Bare Chip)


9.3.1 System Operation AC Characteristics

PVDD=VDD=VDDI= 3.3V, AGND= 0V, TA=25°C, Bare Chip

Item	Symbol	Min.	Typ.	Max.	Unit	Conditions
VDD Power Source Slew Time	TPOR	-	-	20	ms	From 0V to 99% VDD
GRB Pulse Width	tRSTW	10	50	-	us	R=10Kohm, C=1uF
SD Output Stable Time	Tst	-	-	12	us	Output settled within +20mV Loading = 6.8k+28.2pF.
GD Output Rise and Fall Time	Tgst	-	-	6	us	Output settled (5%~95%), Loading = 4.7k+29.8pF

9.3.2 System Bus Timing for I²C Interface

PVDD=VDD=VDDI= 3.3V, AGND= 0V, TA=25°C, Bare Chip




Item	Symbol	Min.	Typ.	Max.	Unit	Conditions
SCL Clock Frequency	FSCL	-	-	400	KHz	
SCL Clock Low Period	TLOW	1300	-	-	ns	
SCL Clock High Period	THIGH	600	-	-	ns	
Signal Rise Time	Tr	20+0.1Cb	-	300	ns	
Signal Fall Time	Tf	20+0.1Cb	-	300	ns	
Start Condition Setup Time	TSU;STA	600	-	-	ns	
Start Condition Hold Time	THD;STA	600	-	-	ns	
Data Setup Time	TSU;DAT	100	-	-	ns	
Data Hold Time	THD;DAT	0	-	900	ns	
Setup Time for STOP Condition	TSU;STO	600	-	-	ns	
Bus Free Time Between a STOP and START	TBUF	100	-	-	ns	
Capacitive load represented by	Cb	-	-	400	pF	

each bus line						
Tolerable Spike Width on Bus	TSW	-	-	50	ns	

9.3.3 System Bus Timing for 3-Wire SPI Interface


PVDD=VDD=VDDI= 3.3V, AGND= 0V, TA=25°C, Bare Chip



Item	Symbol	Min.	Typ.	Max.	Unit	Conditions
CS Input Setup Time	T_{s0}	50	-	-	ns	
Serial Data Input Setup Time	T_{s1}	50	-	-	ns	
CS Input Hold Time	T_{h0}	50	-	-	ns	
Serial Data Input Hold Time	T_{h1}	50	-	-	ns	
SCL Write Pulse High Width	T_{wh1}	50	-	2000	ns	
SCL Write Pulse Low Width	T_{wl1}	50	-	2000	ns	
SCL Read Pulse High Width	T_{rh1}	300	-	2000	ns	
SCL Read Pulse Low Width	T_{rl1}	300	-	2000	ns	
CS Pulse High Width	T_{w2}	400	-	-	ns	

9.3.4 System Bus Timing for RGB Interface


PVDD=VDD=VDDI= 3.3V, AGND= 0V, TA=25°C, Bare Chip



Item	Symbol	Min.	Typ.	Max.	Unit	Conditions
CLK Pulse Duty	Tcw	40	50	60	%	
HSYNC Width	Thw	2	-	-	DCLK	
VSYNC Setup Time	Tvst	12	-	-	ns	
VSYNC Hold Time	Tvhd	12	-	-	ns	
HSYNC Setup Time	Thst	12	-	-	ns	
HSYNC Hold Time	Thhd	12	-	-	ns	
Data Setup Time	Tdsu	12	-	-	ns	
Data Hold Time	Tdhd	12	-	-	ns	
DE Setup Time	Tdest	12	-	-	ns	
DE Hold Time	Tdehd	12	-	-	ns	

10. APPLICATION CIRCUIT


10.1 External Component of Power Circuit



Symbol	Capacitance (uf)	Working Voltage (V)	Note
C1	1	6	Default NC
C2	1	6	Default NC
C3	1	6	Default NC
C4	1	10	Default NC
C5	1	10	Default NC

Note: Default NC, The capacitance would be needed depend on the system power, panel loading and display quality.


10.2 Parallel 24-bit RGB with 3-wire SPI



Pin Connection	Description
TESTI[2:1]	Those pins connect to "L".
PARA_SERI= "H"	Parallel 24-bit RGB interface
VDPOL= "H"	VSYNC negative polarity
HDPOL= "H"	HSYNC negative polarity
DCLKPOL= "H"	DCLK negative polarity
SPI_I2C_SEL= "H"	3-Wire SPI
VDIR= "H"	Vertical scan direction= L1->L2->..... ->L(last line)
HDIR= "H"	Horizontal scan direction= Y1->Y2->.....->Y(last data)

Note: For detailed pin description please refer to section 6.1 PIN DESCRIPTION.


10.3 Serial 8-bit RGB with 3-wire SPI



Pin Connection	Description
TESTI[2:1]	Those pins connect to “L”.
PARA_SERI = “L”	Serial 8-bit RGB interface
VDPOL= “H”	VSYNC negative polarity
HDPOL= “H”	HSYNC negative polarity
DCLKPOL= “H”	DCLK negative polarity
SPI_I ² C_SEL= “H”	3-Wire SPI
VDIR= “H”	Vertical scan direction= L1->L2->.....->L(last line)
HDIR= “H”	Horizontal scan direction= Y1->Y2->.....->Y(last data)

Note: For detailed pin description please refer to section 6.1 PIN DESCRIPTION.

10.4 OTP Operation




Pin Connection	Description
AUTODL	OTP auto-refresh function control
ENPROG	OTP program function control

Note: For detailed pin description please refer to section 6.1 PIN DESCRIPTION.


11. POWER ON/OFF SEQUENCE

11.1 Power On Sequence



Symbol	Description	Min. Time	Unit
T0	System power stability to GRB RESET signal	0	ms
T1	GRB RESET= "High" to DISP="High"	10	ms
T2	Display Signal output to Backlight Power on	250	ms

11.2 Power Off Sequence




Symbol	Description	Min. Time	Unit
T0	Backlight Power off to DISP="Low"	5	ms
T1	DISP="Low" to IC internal voltage discharge complete	80	ms

12. BIST FUNCTION


When “BIST_EN” pin sets to “H”, the BIST function is enabled. The BIST pattern will automatically display BIST pattern in the BIST mode as follows.

13.1 BIST Pattern



13. OTP PROGRAM FLOW

13.1 Program VCOM Offset OTP Flow




```
void Set_VMF_Register ()
{
    Write(Command,0x05);           //Flicker adjustment and VMF[6:0] register setting
    Write(Data, VMF);
}
```

```
void Check_OTP_Program_Time()
{
    Write(Command,0x66);           //VMF OTPTIME register address
    Read(Data, VMFOTPTIME);
}
```

```
void OTP_Program_Write()
{
    Write(Command,0x60);           //OTP write function enable
    Write(Data,0x46);
    Delay_ms(10);
    Write(Command,0x65);           //OTP ACK= 0x3A
    Write(Data,0x3A);
    Delay_ms(100);
}
```

```
void Check_Program_Result()
{
    Write(Command,0x05);           //Read VMF[6:0] register setting
    Read(Data, VMF);
}
```

13.2 Program Custom Application OTP ID Flow



```
void Set_OTP_Register ()
{
    Write(Command,0x01);           //The parameter should be adjusted by the customer
    Write(Data, ID1);              //ID1= 0x01, ID2= 0x02, ID3= 0x03
}

void Check_OTP_Program_Time()
{
    Write(Command,0x69);           //The parameter should be adjusted by the customer;
    Read(Data, ID OTPTIME);        //ID1 OTPTIME= 0x6A, ID2 OTPTIME= 0x6A
                                   //ID3 OTPTIME= 0x6B
}

void OTP_Program_Write()
{
    Write(Command,0x60);           //OTP write function enable
    Write(Data,0x46);
    Delay_ms(10);
    Write(Command,0x65);           // The parameter should be adjusted by the customer;
    Write(Data,0x31);              // ID1 ACK= 0x31, ID2 ACK= 0x32, ID3 ACK= 0x33
    Delay_ms(100);
}

void Check_Program_Result ()
{
    Write(Command,0x01);           // The parameter should be adjusted by the customer
    Read(Data, ID);                // ID1= 0x01, ID2= 0x02, ID3= 0x03
}
```

14. RECOMMENDED PANEL ROUTING RESISTANCE


The recommended wiring resistance values are given below. The wiring resistance values affect the current capability of the power supply blocks and thus must be designed within the given range.

No.	Pin Name	Unit: ohm
1	VPP	<3
2	GVDD	<50
3	GVCL	<50
4	VCOM	<3
5	DGND	<3
6	VCC	<50
7	VDDI	<3
8	VDD	<3
9	VSYNC	<50
10	HSYNC	<50
11	DCLK	<50
12	VDPOL	<50
13	HDPOL	<50
14	DCLKPOL	<50
15	ENPROG	<50
16	DE	<50
17	PARA_SERI	<50
18	AUTODL	<50
19	HDIR	<50
20	VDIR	<50
21	CS	<50
22	SDA	<50
23	SCL	<50
24	DISP	<50
25	GRB	<50
26	BIST_EN	<50
27	DR7-DR0	<50
28	DG7-DG0	<50
29	DB7-DB0	<50
30	AGND	<3

No.	Pin Name	Unit: ohm
31	SPI_I2C_SEL	<50
32	AVCL	<50
33	AVCL1	<50
34	AVDD	<50
35	AVDD1	<50
36	VGSP	<50
37	PGND	<3
38	PVDD	<3
39	VGH	<50
40	VGL	<50
		,

15. COLOR FILTER ARRANGEMENT


The driver supports the stripe color filter of dual-gate application. The color filter arrangement on panel is shown below.



16. POWER STRUCTURE


16.1 Voltage Generation

The following figure is relations of analog voltage



16.2 Source Voltage Relations

The relations between VCOM and source voltage is shown as below:




Note: The IC source support maximum LC driving voltage VAP (VAN): $5.224V [(GVDD - VGSP) = (VGSP - GVCL) = (GVDD - GVCL) / 2]$.

The driver compensates the panel feed-through voltage = VGSP


17. COLOR FORMAT INPUT PIN APPLICATION CIRCUIT

17.1 16.7M Color Format Input Pin Connection




Driver	DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0
FPC Pin Out	R7	R6	R5	R4	R3	R2	R1	R0
Driver	DG7	DG6	DG5	DG4	DG3	DG2	DG1	DG0
FPC Pin Out	G7	G6	G5	G4	G3	G2	G1	G0
Driver	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
FPC Pin Out	B7	B6	B5	B4	B3	B2	B1	B0

17.2 262K Color Format Input Pin Connection




Driver	DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0
FPC Pin Out	R5	R4	R3	R2	R1	R0	R5	R4
Driver	DG7	DG6	DG5	DG4	DG3	DG2	DG1	DG0
FPC Pin Out	G5	G4	G3	G2	G1	G0	G5	G4
Driver	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
FPC Pin Out	B5	B4	B3	B2	B1	B0	B5	B4

17.3 65K Color Format Input Pin Connection



Driver	DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0
FPC Pin Out	R4	R3	R2	R1	R0	R4	R3	R2
Driver	DG7	DG6	DG5	DG4	DG3	DG2	DG1	DG0
FPC Pin Out	G5	G4	G3	G2	G1	G0	G5	G4
Driver	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
FPC Pin Out	B4	B3	B2	B1	B0	B4	B3	B2

17.4 4K Color Format Input Pin Connection



Driver	DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0
FPC Pin Out	R3	R2	R1	R0	R3	R2	R1	R0
Driver	DG7	DG6	DG5	DG4	DG3	DG2	DG1	DG0
FPC Pin Out	G3	G2	G1	G0	G3	G2	G1	G0
Driver	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
FPC Pin Out	B3	B2	B1	B0	B3	B2	B1	B0

18. REVISION HISTORY

Revision	Description	Date
V1.0	1 st edition	2019/01
V1.1	1. Modify Application Range of VDDI 2. Modify registers 20h, 21h, 30, 31h, 44h, 49h 3. Modify Typing Error	2019/08
V1.2	1. Modify RGB interface timing diagram 2. Modify register 20h, 21h, 30h, 31h	2020/03
V1.3	1. Modify RGB interface timing diagram 2. Modify registers 19h,1Ah 3. Remove command table 1 read type 4. Modify OTP command table default value 5. Modify external component of power circuit 6. Add color format input pin application	2020/09