

ST7MC1K2-Auto, ST7MC1K6-Auto ST7MC2S4-Auto, ST7MC2S6-Auto

8-bit MCU for automotive with nested interrupts, Flash, 10-bit ADC, brushless motor control, 5 timers, SPI, LINSCI™

Features

■ Memories

- 8 to 32 Kbyte dual voltage Flash program memory or ROM with read-out protection capability, in-application programming and in-circuit programming
- 384 to 1 Kbyte RAM
- HDFlash endurance: 100 cycles, data retention 40 years at 85°C
- Clock, reset and supply management
 - Enhanced reset system
 - Enhanced low voltage supervisor (LVD) for main supply and auxiliary voltage detector (AVD) with interrupt capability
 - Clock sources: crystal/ceramic resonator oscillators and by-pass for external clock, clock security system.
 - 4 power saving modes: Halt, Active Fait, Wait and Slow
- Interrupt management
 - Nested interrupt controller
 - 14 interrupt rec.ors plus TRAP ancreset
 - MCES top leve! interrupt pin
 - 16 external interrupt lines (on 3 vectors)
- Up to 24 i/O ports
 - Up to 34 multirunctional bidirectional I/O lines
 - Up to 10 luch sink outputs
- 5 time/s
 - Main clock controller with: real-time base, beep and clock-out capabilities
 - Configurable window watchdog timer
 - Two 16-bit timers with: 2 input captures, 2 output compares, external clock input, PWM and pulse generator modes
 - 8-bit PWM auto-reload timer with: 2 input captures, 4 PWM outputs, output compare and time base interrupt, external clock with event detector



- 2 communication into faces
 - SPI synchronous perial interface
 - LINSCI™ asynchronous serial interface
- Brushless motor control polipheral
 - 6 high sink PWM output channels for sinewave or rapezoidal inverter control
 - Motor safety including asynchronous emergency stop and write-once registers
 - 4 and g inputs for rotor position detection (sensorless/hall/tacho/encoder)
 - Permanent magnet motor coprocessor including multiplier, programmable filters, blanking windows and event counters
 - Operational amplifier and comparator for current/voltage mode regulation and limitation
- Analog peripheral
 - 10-bit ADC with up to 11 input pins
- In-circuit debug
- Instruction set
 - 8-bit data manipulation
 - 63 basic instructions with illegal opcode detection
 - 17 main addressing modes
 - 8x8 unsigned multiply instruction
 - True bit manipulation
- Development tools
 - Full hardware/software development package

Contents

1	Desc	cription	19
2	Pin (description	21
3	Regi	jister and memory map	28
4	Flas	sh program memory	33
	4.1	Introduction	. 33
	4.2	Main features	33
	4.3	Structure	33
		4.3.1 Read-out protection	34
	4.4	ICC interface	34
	4.5	ICP (in-circuit programming)	35
	4.6	IAP (in-application programming)	36
	4.7	Related documentation	36
	4.8	Related documentation	36
5	Cent	itral processing unit	37
	5.1	Introducijan	37
	5.2	Main features	37
	5.3	CPU registers	
	9/8	5.3.1 Accumulator (A)	
-0	10,	5.3.2 Index registers (X and Y)	
5		5.3.3 Program counter (PC)	37
	240	5.3.4 Condition code register (CC)	39
	18,	5.3.5 Stack pointer register (SP)	40
6)5	Sup	ply, reset and clock management	42
,	6.1	Introduction	42
	6.2	Main features	42
	6.3	Oscillator	44
		6.3.1 External clock source	44
	6.4	Reset sequence manager (RSM)	45

		6.4.1	Introduction	. 45
		6.4.2	Asynchronous external RESET pin	. 45
		6.4.3	External power-on reset	. 46
		6.4.4	Internal low voltage detector (LVD) reset	. 46
		6.4.5	Internal watchdog reset	. 46
	6.5	System	integrity management (SI)	48
		6.5.1	Low voltage detector (LVD)	. 48
		6.5.2	Auxiliary voltage detector (AVD)	. 49
		6.5.3	Clock security system (CSS)	. 50
		6.5.4	Low power modes	
		6.5.5	System integrity control/status register (SICSR, page 0)	. 51
		6.5.6	System integrity control/status register (SICSR, page 1)	. 53
	6.6	Main clo	ock controller with real time clock and beeper (inCC/RTC)	
		6.6.1	Programmable CPU clock prescaler	. 54
		6.6.2	Clock-out capability	. 54
		6.6.3	Real time clock timer (RTC)	. 54
		6.6.4	Beeper	. 54
		6.6.5	Low power modes	. 55
		6.6.6	Interrupts	. 56
		6.6.7	MCC control status register (MCCSR)	. 56
		6.6.8	MCC boep control register (MCCBCR)	. 58
		6.6.9	Man clock controller register map and reset values	. 58
		~4O'		
7	Inter	upts	,(.5.)	59
	7.0	Introduc	etion	59
	7.2	Masking	g and processing flow	59
250		7.2.1	Servicing pending interrupts	. 60
P	40,	7.2.2	Different interrupt vector sources	. 61
	Silo	7.2.3	Non-maskable sources	. 61
c0,		7.2.4	Maskable sources	. 62
psoli	7.3	Interrup	ts and low power modes	62
	7.4	Concurr	ent and nested management	63
	7.5	Interrup	t registers	64
		7.5.1	CPU CC register interrupt bits	
		7.5.2	Interrupt software priority registers (ISPRX)	
	7.6	Interrup	t instructions	

	7.7	Externa	al interrupts	66			
		7.7.1	I/O port interrupt sensitivity	66			
		7.7.2	External interrupt control register (EICR)	68			
	7.8	Nested	interrupts register map and reset values	69			
	7.9	Interru	ot addresses	70			
8	Powe	er savin	g modes	71			
	8.1	Introdu	ction	71			
	8.2	Slow m	node	72			
	8.3	Wait m	ode	73			
	8.4	Active	Halt and Halt modes	74			
		8.4.1	Active Halt mode	74			
		8.4.2	Halt mode	76			
9	I/O p	orts		78			
	9.1	Introdu	ction	78			
	9.2	Functio	onal description	78			
		921	Input modes	78			
		9.2.2	Output mode: Alternate functions t implementation	79			
		9.2.3	Alternate functions	79			
	9.3	I/O por	t implementation	82			
	9.4	Low po	Mer modes	82			
	9.5	!nterrupts 83					
	34	9.5.1	I/O port implementation	83			
	9.6	I/O por	t register map and reset values	85			
5	,	010					
10	On-c	hip peri	pherals	86			
	10.1	Windov	w watchdog (WWDG)	86			
_C C		10.1.1	Introduction	86			
102		10.1.2	Main features				
,		10.1.3	Functional description				
		10.1.4	Using Halt mode with the watchdog				
		10.1.5	How to program the watchdog timeout				
		10.1.6	Low power modes				
		10.1.7	Hardware watchdog option				
		10.1.8	Using Halt mode with the watchdog (WDGHALT option)	91			

	10.1.9	Watchdog interrupts	91
	10.1.10	Watchdog control register (WDGCR)	
	10.1.10	Watchdog window register (WDGWR)	
		Watchdog timer register map and reset values	
10.2		uto-reload timer (ART)	
10.2	10.2.1	Introduction	
	10.2.1	Functional description	
	10.2.2	PWM ART registers	
40.0		-	
10.3		mer	
	10.3.1	Introduction	
	10.3.2	Main features	104
	10.3.3	Functional description	105
	10.3.4	Low power modes	118
	10.3.5	Interrupts	.\119
	10.3.6	Summary of 16-bit timer modes	119
	10.3.7	16-bit timer registers	119
10.4	Serial p	Summary of 16-bit timer modes	. 127
	10.4.1	Introduction	127
	10.4.2	Main features	
	10.4.3	General d secription	
	10.4.4	Clocκ pirase and clock polarity	
	10.4.5	ടുത്ന് flags	
	10 4.6	Low power modes	
	10.4.7	Interrupts	
10/6	10.4.8	SPI registers	136
10.5	LINSCI	serial communication interface (LIN master/slave)	. 139
2050	10.5.1	Introduction	139
04 40	10.5.2	SCI features	140
18/	10.5.3	LIN features	140
60,	10.5.4	LINSCI serial communication interface - general description	141
Obsolete Obsolete	10.5.5	SCI mode - functional description	143
	10.5.6	Low power modes	151
	10.5.7	Interrupts	151
	10.5.8	SCI mode registers	152
	10.5.9	LIN mode - functional description	158
	10.5.10	LIN mode registers	169
	10.5.11	LIN divider (LDIV) registers	176

10.6	Motor c	ontroller (MTC)	180
	10.6.1	Introduction	180
	10.6.2	Main features	183
	10.6.3	Application example: PM BLDC motor drive	183
	10.6.4	Application example: AC induction motor drive	186
	10.6.5	Functional description	188
	10.6.6	Input detection block	189
	10.6.7	Delay manager	213
	10.6.8	PWM manager	234
	10.6.9	Channel manager	240
	10.6.10	PWM generator block	252
	10.6.11	Low power modes	259
	10.6.12	Interrupts	259
	10.6.13	MTC registers	260
10.7	' Operati	onal amplifier (OA)	294
	10.7.1	Introduction	294
	10.7.2	Main features	294
	10.7.3	General description	294
	10.7.4	General description	294
	10.7.5	Op-amp programming	295
	10.7.6	Low po ver modes	296
	10.7.7	Interrupts	296
	10.78	Register description	296
10.8	3 10-bit A	VD converter (ADC)	297
*6	10.8.1	Introduction	
76,	10.8.2	Main features	297
1250.	10.8.3	Functional description	297
100	10.8.4	Low power modes	300
Cit	10.8.5	Interrupts	300
	10.8.6	Register description	300
1050/eite			
11 Inst	truction s	et	303
11.1	CPU ac	ddressing modes	303
	11.1.1	Inherent	304
	11.1.2	Immediate	305
	11.1.3	Direct	305
	11.1.4	Indexed (no offset, short, long)	305

		11.1.5	Indirect (short, long)	306
		11.1.6	Indirect indexed (short, long)	306
		11.1.7	Relative mode (direct, indirect)	307
	11.2	Instruct	ion groups	308
		11.2.1	Introduction	308
		11.2.2	Illegal opcode reset	309
12	Elect	rical ch	aracteristics	312
	12.1	Parame	eter conditions	312
		12.1.1	Minimum and maximum values	312
		12.1.2	Typical values	312
		12.1.3	Typical curves	312
		12.1.4	Loading capacitor	312
		12.1.5	Pin input voltage	312
	12.2	Absolut	e maximum ratings	313
		12.2.1	Voltage characteristics	313
		12.2.2	Current characteristics	314
		12.2.3	Thermal characteristics	314
	12.3	Operati	ng conditions	315
		12.3.1	General operating conditions	315
		12.3.2	Operating conditions with low voltage detector (LVD)	316
		12.3.3	Availiary voltage detector (AVD) thresholds	316
	12.4	Supply	current characteristics	317
		12.4.1	Run and slow modes (Flash devices)	317
	26	12.4.2	Wait and Slow Wait modes	318
	10	12.4.3	Halt and Active Halt modes	319
5		12.4.4	Supply and clock managers	319
	× (2)	12.4.5	On-chip peripherals	320
	12.5	Clock a	nd timing characteristics	320
psc		12.5.1	General timings	320
10,		12.5.2	External clock source	321
		12.5.3	Crystal and ceramic resonator oscillators	321
		12.5.4	Clock security system with PLL	323
	12.6	Memory	y characteristics	324
		12.6.1	RAM and hardware registers	324
		1262	Flash memory	325

	12.7	EMC ch	aracteristics	325
		12.7.1	Functional EMS (electro magnetic susceptibility)	. 325
		12.7.2	Electro magnetic interference (EMI)	. 327
		12.7.3	Absolute maximum ratings (electrical sensitivity)	. 327
	12.8	I/O port	pin characteristics	329
		12.8.1	General characteristics	. 329
		12.8.2	Output driving current	. 331
	12.9	Control	pin characteristics	332
		12.9.1	Asynchronous RESET pin	. 332
		12.9.2	ICCSEL/V _{PP} pin	. 334
	12.10	Timer p	eripheral characteristics	335
		12.10.1	8-bit PWM-ART auto-reload timer	. 335
		12.10.2	16-bit timer	. 335
	12.11	Commu	medicin interiace characteristics	
		12.11.1	SPI - serial peripheral interface	. 336
	12.12	Motor c	ontrol characteristics	339
		12.12.1	Internal reference voltage	. 339
		12.12.2	Input stage (comparator + sampling)	. 340
		12.12.3	Input stage (current feedback comparator and sampling)	. 344
	12.13	Operation	onal araplitie: characteristics	346
	12.14	10-bit A	DC obaracteristics	347
		12.14.1	Analog power supply and reference pins	. 349
		12.14.2	General PCB design guidelines	. 349
	80	_		
13	Facka		racteristics	
20°	13.1		CK®	
O_{2}	13.2	LQFP p	ackages	352
1050l		13.2.1	LQFP44 package	. 353
~O/		13.2.2	LQFP32 package	. 354
102		13.2.3	Thermal characteristics	
) •		13.2.4	Soldering information	. 355
14	ST7M	Γ.ΥΥΥ-Δ	uto device configuration and ordering	
			·····	356
	14.1	Flash o	otion bytes	356
	14.2	-	ordering information and transfer of customer code	
	_			

14.3	Development tools36014.3.1Starter kits36014.3.2Development and debugging tools36014.3.3Programming tools36014.3.4Development tool order codes for the ST7MCxxx-Auto family36114.3.5Package/socket footprint proposal361
15 Know	n limitations
15.1	Flash/FASTROM devices only
15.2	Clearing active interrupts outside interrupt routine
15.3	TIMD set simultaneously with OC interrupt
	15.3.1 Impact on the application
	15.3.2 Workaround
15.4	LINSCI limitations
	15.4.1 LINSCI wrong break duration
	15.4.2 Header time-out does not prevent wake-up from mute mode 364
15.5	Missing detection of BLDC 'Z event
15.6	Reset value of unavailable oin 3
15.7	Maximum values of AVD thresholds
15.8	External interrept missed
opsolete opsolete	ion history

List of tables

Table 1.	Device summary	19
Table 2.	Device pin description	23
Table 3.	Hardware register map	29
Table 4.	Sectors available in Flash devices	33
Table 5.	CC register description	39
Table 6.	ST7 clock sources	44
Table 7.	Effect of low power modes on SI	51
Table 8.	SI interrupt control/wake-up capability	51
Table 9.	SICSR (page 0) register description	51
Table 10.	SICSR (page 1) register description	53
Table 11.	SICSR (page 1) register description	55
Table 12.	MCC/RTC interrupt control/wake-up capability	56
Table 13.	MCCSR register description	56
Table 14.	MCCBCR register description	58
Table 15.	Main clock controller register map and reset values	58
Table 16.	MCCBCR register description. Main clock controller register map and reset values. Interrupt software priority levels.	60
Table 17.	CPU CC register interrupt bits description	64
Table 18.	ISPRx interrupt vector correspondence	65
Table 19.	CPU CC register interrupt bits description ISPRx interrupt vector correspondence Dedicated interrupt instruction set EICR register description Nested interrupts register map and reset alues	66
Table 20.	EICR register description	68
Table 21.	Nested interrupts register map and reset laives	69
Table 22.	Interrupt mapping	70
Table 23.	Interrupt mapping	74
Table 24.	DR register value and output אין status	79
Table 25.	I/O port mode options I/O port configurations Effect of low power n odes on I/O ports	80
Table 26.	I/O port configurations	81
Table 27.	Effect of low power n odes on I/O ports	82
Table 28.	I/O port interruct control/wake-up capability	83
Table 29.	Standard ports: PA4, PA2:0, PB5:0, PC7:4, PD7:6, PE5:0, PF5:0, PG7:0, PH7:0.	
Table 30.	Interrupt ports with pull-up: PA6, PA3, PB6, PC3, PC1, PD5, PD4, PD2	
Table 31.	Interrupt ports without pull-up: PA7, PA5, PB7, PC2, PC0, PD6, PD3, PD	
Table 32.	Fort configuration	84
Table 33.	//O port register map and reset values	
Table 34.	Effect of low power modes on window watchdog	
ັ ahlo 35.	WDGCR register description	
Table 36.	WDGWR register description	
Table 37.	Watchdog timer register map and reset values	
Table 38.	ARTCSR register description	
Table 39.	ARTCAR register description	
Table 40.	ARTARR register description	
Table 41.	PWMCR register description	
Table 42.	PWM output signal polarity selection	
Table 43.	PWMDCRx register description	
Table 44.	ARTICCSR register description	
Table 45.	ARTICRx register description	
Table 46.	PWM auto-reload timer register map and reset values	
Table 47.	Effect of low power modes on 16-bit timer	
Table 48	16-bit timer interrupt control/wake-up capability	119

Table 49.	Summary of 16-bit timer modes	
Table 50.	CR1 register description	
Table 51.	CR2 register description	
Table 52.	CSR register description	
Table 53.	16-bit timer register map and reset values	
Table 54.	Effect of low power modes on SPI	
Table 55.	SPI interrupt control/wake-up capability	
Table 56.	SPICR register description	
Table 57.	SPICSR register description	
Table 58.	SPI register map and reset values	
Table 59.	Character formats	
Table 60.	Effect of low power modes on SCI	
Table 61.	SCI interrupt control/wake-up capability	
Table 62.	SCISR register description	
Table 63.	SCICR1 register description	
Table 64.	SCICR2 register description	155
Table 65.	SCIBRR register description	
Table 66.	SCIERPR register description	
Table 67.	SCIETPR register description	158
Table 68.	SCISR register description	170
Table 69.	SCICR1 register description	171
Table 70.	SCICR2 register description	172
Table 71.	SCICR2 register description	174
Table 72.	LPR register description	176
Table 73.	LPR register description	176
Table 74.	LPFR register description	176
Table 75.	LDIV fractions	177
Table 76.	LHLR register description	178
Table 77.	LIN header mantissa va'u\s	178
Table 78.	LIN header fractions	178
Table 79.	SCI register man and reset values	179
Table 80.	MTC functional blocks	180
Table 81.	MTC rogister:	182
Table 82.	Step cunfiguration summary	
Table 83.	Threshold voltage setting	
Table 84.	D window filter setting	
Table S5	D event filter setting	
Table 85.	Z window filter setting	
Tanie 87.	Z event filter setting	
Table 88.	ZVD and CPB edge selection bits	
Table 89.	Demagnetization (D) event generation (example for ZVD = 0)	
Table 90.	Demagnetization access	
Table 91.	Delay length before sampling	
Table 92.	Sensor/sensorless mode and D and Z event selection	
Table 93.	Input detection block set-up	
Table 94.	MCIx pin configuration summary	
Table 95.	Switched and autoswitched modes	
Table 96.	Step update	
Table 97.	Multiplier result	
Table 98.	Step frequency/period range (4 MHz)	
Table 99.	modes of accessing mtim timer-related registers	
Table 100.	MTIM timer-related registers	233



Table 101.	OCV bit effect	234
Table 102.	Current window filter setting	236
Table 103.	Current feedback filter setting	236
Table 104.	Comparator input selection	237
Table 105.	Sampling frequency selection	238
Table 106.	Off time table	239
Table 107.	Output state	242
Table 108.	DAC and MOE bit meaning	242
Table 109.	Meaning of the OE[5:0] bits	242
Table 110.	Deadtime programming and example	247
Table 111.	Deadtime generator outputs	249
Table 112.	Chopping mode	
Table 113.	Chopping frequency	251
Table 114.	Effect of low power modes on MTC	
Table 115.	MTC interrupt control/wake-up capability	
Table 116.	MTIM register description	260
Table 117.	MTIML register description	260
Table 118.	MZPRV register description	260
Table 119.	MZREG register description	261
Table 120	MCOMP register description	261
Table 121.	MDREG register description	261
Table 122.	MWGHT register description	262
Table 123.	MPRSR register description	262
Table 124.	MIMR register description	263
Table 125.	MDREG register description MWGHT register description MPRSR register description MIMR register description MISR register description MCRA register description	264
Table 126.	MCRA register description	265
Table 127.	Output configuration summary	267
Table 128.	Sensor mode selection	267
Table 129.	DAC bit meaning. Multiplier result.	267
Table 130.	Multiplier result	267
Table 131.	MCRB register description	268
Table 132.	Over current handling	269
Table 133.	Step hoiravior/sensorless mode	
Table 134.	PWM r. ode when SR = 1	
Table 135.	P\ \forall \text{!V} mode when DAC = 1	
Table 136	MCRC register description	
Table 137	MPHST register description	
Table 138.	MCFR register description	
Table 139.	MDFR register description	
Table 140.	D event filter setting	
Table 141.	D window filter setting	
Table 142.	MREF register description	
Table 143.	Chopping frequency selection	
Table 144.	MPCR register description	
Table 145.	MREP register description	
Table 146.	MCPWH register description	
Table 147.	MCPWL register description	
Table 148.	MCPVH register description	
Table 149.	MCPVL register description	
Table 150.	MCPUH register description	
Table 151.	MCPUL register description	
Table 152	·	279

Table 153.	MCP0L register description	
Table 154.	MDTG register description	281
Table 155.	Deadtime generator set-up	
Table 156.	MPOL register description	
Table 157.	Output channel state control	
Table 158.	MPWME register description	
Table 159.	OFF time bits	283
Table 160.	MCONF register description	
Table 161.	MPAR register description	
Table 162.	Tacho edges and input mode selection	
Table 163.	MZFR register description	
Table 164.	Z event filter setting	
Table 165.	Z window filter setting	
Table 166.	MSCR register description	
Table 167.	MTC page 0 register map and reset values	
Table 168.	MTC page 1 register map and reset values	292
Table 169.	Effect of low power modes on op-amp	
Table 170.	OACSR register description	
Table 171.	Effect of low power modes on A/D converter	300
Table 172.	A/D converter interrupt control/wake-up capability	300
Table 173.	ADCCSR register description	300
Table 174.	ADCDRMSB register description	301
Table 175.	ADCDRLSB register description	302
Table 176.	ADC register map and reset values	302
Table 177.	CPU addressing mode groups	303
Table 178.	CPU addressing mode overview	303
Table 179.	Inherent instructions	
Table 180.	Immediate instructions	305
Table 181.	Instructions supporting direct, indexed, indirect and indirect indexed	
-	addressing modes	306
Table 182.	Short instructions and functions	
Table 183.	Relative direct and indirect instructions	
Table 184.	Instruction groups	308
Table 185.	Instruction set overview	310
Table 186.	Voltage characteristics	
Table 187	Cyrrent characteristics	
Table 128	Thermal characteristics	
Table 189.	General operating conditions	
Table 190.	Operating conditions with LVD	
Table 191.	AVD thresholds	
Table 192.	Run and slow modes (Flash devices)	
Table 193.	Wait and Slow Wait modes	
Table 194.		
Table 195. Table 196.	Supply and clock managers	
,		
Table 197. Table 198.	General timings External clock source	
Table 198.	Oscillator parameters	
Table 199.	Examples of recommended references	
Table 200.	PLL characteristics	
Table 201.	Clock detector characteristics	
Table 202.		323 324

Table 204.	Dual voltage HDFlash memory	. 325
Table 205.	EMS test results	. 326
Table 206.	EMI emission	. 327
Table 207.	ESD absolute maximum ratings	. 327
Table 208.	Electrical sensitivities	
Table 209.	General characteristics	
Table 210.	Output driving current	
Table 211.	Asynchronous RESET pin	
Table 212.	ICĆSEL/VPP pin	
Table 213.	8-bit PWM-ART auto-reload timer	
Table 214.	16-bit timer	. 335
Table 215.	SPI characteristics	. 336
Table 216.	Internal reference voltage	. 339
Table 217.	Input stage (comparator + sampling)	340
Table 218.	Input stage (current feedback comparator and sampling)	344
Table 219.	Operational amplitier characteristics	. 346
Table 220.	10-bit ADC characteristics	. 347
Table 221.	ADC accuracy with VDD = 5.0V	. 350
Table 222.	44-pin low profile quad flat package mechanical data	353
Table 223.	32-pin low profile quad flat package mechanical data	
Table 224.	Thermal characteristics	. 355
Table 225.	Soldering compatibility (wave and reflow soldering process)	. 355
Table 226.	Flash option bytes	. 356
Table 227.	Option byte 0	356
Table 228.	Option byte 1	. 357
Table 229.	Supported part numbers	. ᲙᲔᲑ
Table 231.	Suggested list of socket types	
Table 232.	Temperature version limitaions for Flash and FASTROM devices	
Table 233.	Document revision history	. 369
Obsole	Option byte 1 Supported part numbers Suggested list of socket types Temperature version limitaions for Flash and FASTROM devices Document revision history	
Opsoli	Site in the second seco	

List of figures

Figure 1.	Device block diagram	20
Figure 2.	44-pin LQFP package pinouts	
Figure 3.	32-pin LQFP 7x7 package pinout	
Figure 4.	Memory map	28
Figure 5.	Memory map and sector address	34
Figure 6.	Typical ICC interface	35
Figure 7.	CPU registers	38
Figure 8.	Stack manipulation example	41
Figure 9.	Clock, reset and supply block diagram	
Figure 10.		
Figure 11.	·	46
Figure 12.	Reset sequences	47
Figure 13.	Low voltage detector vs reset	48
Figure 14.	Light the ΔVD to monitor V_{ab}	50
Figure 15.	Main clock controller (MCC/RTC) block diagram	55
Figure 16.	Interrupt processing flowchart	60
Figure 17.	Priority decision process	61
Figure 18.	Concurrent interrupt management	63
Figure 19.	Negted interrupt management	63
Figure 20.	External interrupt control bits	67
Figure 21.	Power saving mode transitions	71
Figure 22.	SLOW mode clock transitions	72
Figure 23.	Wait mode flow-chart	73
Figure 24.	Active Halt timing overview	74
Figure 25.	TActive HALT mode flow-chan	75
Figure 26.	HALT timing overview	76
Figure 27.	•	77
Figure 28.	I/O port general black diagram	80
Figure 29.		
Figure 30.		
Figure 31.		
Figure 32.	V.U.	
Figure 35		
Fig'are 3/ ₂ .		
^{เ-} เรนาะ 35.	-	
Figure 36.	·	
Figure 37.	YVI	96
Figure 38.		97
Figure 39.		
Figure 40.	· · ·	
Figure 41.		107
Figure 42.	Counter timing diagram, internal clock divided by 2	108
Figure 43.		
Figure 44.		
Figure 45.		
Figure 46.	· · ·	
Figure 47.	· · ·	
Figure 48	· · · ·	113

Figure 49.	Output compare timing diagram, f _{TIMER} = f _{CPU} /4	114
Figure 50.	One pulse mode sequence	115
Figure 51.	One pulse mode timing example	116
Figure 52.	Pulse width modulation mode timing example	116
Figure 53.	Pulse width modulation cycle	
Figure 54.	Serial peripheral interface block diagram	
Figure 55.	Single master/single slave application	
Figure 56.	Generic SS timing diagram	
Figure 57.	Hardware/software slave select management	
Figure 58.	Data clock timing diagram	
Figure 59.	Clearing the WCOL bit (write collision flag) software sequence	
Figure 60.	Single master/multiple slave configuration	
Figure 61.	SCI block diagram (in conventional baud rate generator mode)	
Figure 62.	Word length programming	
Figure 63.	SCI baud rate and extended prescaler block diagram	
Figure 64.	LIN characters	159
Figure 65.	SCI block diagram in LIN slave mode	160
Figure 66.	LIN header	
Figure 67.	I IN identifier	162
Figure 68.	LIN identifier	163
Figure 69.	I IN synch field measurement	165
Figure 70.	LDIV read/write operations when LDUM = 0 LDIV read/write operations when LDUM = 1	166
Figure 71.	I DIV read/write operations when I DI IM = 1	167
Figure 72.	Rit sampling in recention mode	168
Figure 73.	Bit sampling in reception mode	175
Figure 74.	Chronogram of events (in autoswitched mode)	184
Figure 75.	Example of command sequence fc: 6-step mode (typical 3-phase PM BLDC motor	101
riguic 75.	control)	185
Figure 76.	Complementary PWM gor.eration for three-phase induction motor	
rigare 70.		
	(1 phase represented)	187
Figure 77	(1 phase represented)	
Figure 77.	Typical commanusignals of a three-phase induction motor	188
Figure 78.	Typical command signals of a three-phase induction motor	188 190
Figure 78. Figure 79.	Typical command signals of a three-phase induction motor. Simplified MTC block diagram	188 190 191
Figure 78. Figure 79. Figure 80.	Typical comman' signals of a three-phase induction motor. Simplified MTC block diagram	188 190 191 193
Figure 78. Figure 79. Figure 80. Figure 81.	Typical command signals of a three-phase induction motor. Simplified MTC block diagram. Input stage in sensorless or sensor mode (bits TES[1:0] = 00). D window and event filter flowchart.	188 190 191 193 195
Figure 78. Figure 79. Figure 80. Figure 81. Figure 82.	Typical command signals of a three-phase induction motor. Simplified MTC block diagram Input stage in sensorless or sensor mode (bits TES[1:0] = 00) D window and event filter flowchart 7 window and event filter flowchart. D event generation mechanism	188 190 191 193 195 198
Figure 78. Figure 79. Figure 80. Figure 81. Figure 82. Figure 63.	Typical command signals of a three-phase induction motor. Simplified MTC block diagram Input stage in sensorless or sensor mode (bits TES[1:0] = 00) D window and event filter flowchart 7 violation mechanism Z event generation	188 190 191 193 195 198 201
Figure 78. Figure 79. Figure 80. Figure 81. Figure 82. Figure 63. Figure 24.	Typical commanity ignals of a three-phase induction motor. Simplified MTC block diagram. Input stage in sensorless or sensor mode (bits TES[1:0] = 00) D window and event filter flowchart. 7 window and event filter flowchart. D event generation mechanism. Z event generation. Protection of ZH event detection.	188 190 191 193 195 198 201 202
Figure 78. Figure 79. Figure 80. Figure 81. Figure 82. Figure 63. Figure 24. Figure 85.	Typical commanity ignals of a three-phase induction motor. Simplified MTC block diagram. Input stage in sensorless or sensor mode (bits TES[1:0] = 00) D window and event filter flowchart. 7 window and event filter flowchart. D event generation mechanism. Z event generation. Protection of ZH event detection. Adding the delay to sample during ON time for Z detection.	188 190 191 193 195 198 201 202 205
Figure 78. Figure 79. Figure 80. Figure 81. Figure 82. Figure 63. Figure 34. Figure 85. Figure 86.	Typical commanity ignals of a three-phase induction motor. Simplified MTC block diagram. Input stage in sensorless or sensor mode (bits TES[1:0] = 00). D window and event filter flowchart. Z window and event filter flowchart. D event generation mechanism. Z event generation. Protection of ZH event detection. Adding the delay to sample during ON time for Z detection. Sampling out interrupt generation.	188 190 191 193 195 198 201 202 205 205
Figure 78. Figure 79. Figure 80. Figure 81. Figure 82. Figure 63. Figure 64. Figure 85. Figure 86. Figure 87.	Typical commanity grais of a three-phase induction motor. Simplified MTC block diagram. Input stage in sensorless or sensor mode (bits TES[1:0] = 00) D window and event filter flowchart. Z window and event filter flowchart. D event generation mechanism. Z event generation. Protection of ZH event detection. Adding the delay to sample during ON time for Z detection. Sampling out interrupt generation. Sampling during ON time at f _{SCF} .	188 190 191 193 195 198 201 202 205 205 206
Figure 78. Figure 79. Figure 80. Figure 81. Figure 82. Figure 63. Figure 85. Figure 86. Figure 87. Figure 88.	Typical commanity grais of a three-phase induction motor. Simplified MTC block diagram. Input stage in sensorless or sensor mode (bits TES[1:0] = 00) D window and event filter flowchart. Z window and event filter flowchart. D event generation mechanism. Z event generation. Protection of ZH event detection. Adding the delay to sample during ON time for Z detection. Sampling out interrupt generation. Sampling during ON time at f _{SCF} . Functional diagram of Z detection after D event.	188 190 191 193 195 198 201 202 205 206 208
Figure 78. Figure 79. Figure 80. Figure 81. Figure 82. Figure 63. Figure 85. Figure 86. Figure 87. Figure 88. Figure 89.	Typical commanity ignals of a three-phase induction motor. Simplified MTC block diagram. Input stage in sensorless or sensor mode (bits TES[1:0] = 00). D window and event filter flowchart. 7 window and event filter flowchart. 2 event generation mechanism. Z event generation. Protection of ZH event detection. Adding the delay to sample during ON time for Z detection. Sampling out interrupt generation. Sampling during ON time at f _{SCF} . Functional diagram of Z detection after D event. Input stage in speed sensor mode (TES[1:0] bits = 01, 10, 11).	188 190 191 193 195 198 201 205 205 206 208 209
Figure 78. Figure 79. Figure 80. Figure 81. Figure 82. Figure 63. Figure 85. Figure 86. Figure 87. Figure 88. Figure 89. Figure 90.	Typical commanity grals of a three-phase induction motor. Simplified MTC block diagram. Input stage in sensorless or sensor mode (bits TES[1:0] = 00) D window and event filter flowchart. 7 window and event filter flowchart. 2 event generation mechanism. Z event generation. Protection of ZH event detection. Adding the delay to sample during ON time for Z detection. Sampling out interrupt generation. Sampling during ON time at f _{SCF} . Functional diagram of Z detection after D event. Input stage in speed sensor mode (TES[1:0] bits = 01, 10, 11). Tacho capture events configured by the TES[1:0] bits.	188 190 191 193 195 198 201 205 205 208 209 210
Figure 78. Figure 80. Figure 81. Figure 82. Figure 33. Figure 34. Figure 85. Figure 86. Figure 87. Figure 88. Figure 89. Figure 90. Figure 91.	Typical commanity grais of a three-phase induction motor. Simplified MTC block diagram. Input stage in sensorless or sensor mode (bits TES[1:0] = 00) D window and event filter flowchart. Devent generation mechanism. Zevent generation. Protection of ZH event detection. Adding the delay to sample during ON time for Z detection. Sampling out interrupt generation. Sampling during ON time at f _{SCF} . Functional diagram of Z detection after D event. Input stage in speed sensor mode (TES[1:0] bits = 01, 10, 11). Tacho capture events configured by the TES[1:0] bits. Incremental encoder output signals and derived information.	188 190 191 193 195 198 201 202 205 205 206 208 209 210 210
Figure 78. Figure 80. Figure 81. Figure 82. Figure 63. Figure 63. Figure 85. Figure 86. Figure 87. Figure 88. Figure 89. Figure 90. Figure 91. Figure 92.	Typical commanity grais of a three-phase induction motor. Simplified MTC block diagram. Input stage in sensorless or sensor mode (bits TES[1:0] = 00) D window and event filter flowchart. Devent generation mechanism. Zevent generation. Protection of ZH event detection. Adding the delay to sample during ON time for Z detection. Sampling out interrupt generation. Sampling during ON time at f _{SCF} . Functional diagram of Z detection after D event. Input stage in speed sensor mode (TES[1:0] bits = 01, 10, 11). Tacho capture events configured by the TES[1:0] bits. Incremental encoder output signals and derived information. Overview of MTIM timer in switched and autoswitched mode.	188 190 191 193 195 201 202 205 205 206 208 209 210 213
Figure 78. Figure 79. Figure 80. Figure 81. Figure 82. Figure 63. Figure 85. Figure 86. Figure 87. Figure 88. Figure 89. Figure 90. Figure 91. Figure 93.	Typical commany signals of a three-phase induction motor. Simplified MTC block diagram. Input stage in sensorless or sensor mode (bits TES[1:0] = 00). D wind w and event filter flowchart. 7 window and event filter flowchart. D event generation mechanism. Z event generation. Protection of ZH event detection. Adding the delay to sample during ON time for Z detection. Sampling out interrupt generation. Sampling during ON time at f _{SCF} . Functional diagram of Z detection after D event. Input stage in speed sensor mode (TES[1:0] bits = 01, 10, 11). Tacho capture events configured by the TES[1:0] bits. Incremental encoder output signals and derived information. Overview of MTIM timer in switched and autoswitched mode. Step ratio functional diagram.	188 190 191 193 195 198 201 202 205 205 206 208 209 210 213 213 216
Figure 78. Figure 79. Figure 80. Figure 81. Figure 82. Figure 63. Figure 85. Figure 86. Figure 87. Figure 88. Figure 89. Figure 90. Figure 91. Figure 92. Figure 93. Figure 94.	Typical commanity ignals of a three-phase induction motor. Simplified MTC block diagram. Input stage in sensorless or sensor mode (bits TES[1:0] = 00) D window and event filter flowchart. 7 window and event filter flowchart. D event generation mechanism. Z event generation. Protection of ZH event detection. Adding the delay to sample during ON time for Z detection. Sampling out interrupt generation. Sampling during ON time at fSCF. Functional diagram of Z detection after D event. Input stage in speed sensor mode (TES[1:0] bits = 01, 10, 11). Tacho capture events configured by the TES[1:0] bits. Incremental encoder output signals and derived information. Overview of MTIM timer in switched and autoswitched mode. Step ratio functional diagram. CH processor block.	188 190 191 193 195 198 201 202 205 205 206 208 210 213 216 218
Figure 78. Figure 79. Figure 80. Figure 81. Figure 82. Figure 63. Figure 85. Figure 86. Figure 87. Figure 88. Figure 89. Figure 90. Figure 91. Figure 92. Figure 93. Figure 94. Figure 95.	Typical commani Ligitals of a three-phase induction motor. Simplified MTC block diagram. Input state in sensorless or sensor mode (bits TES[1:0] = 00). D wind w and event filter flowchart. Z window and event filter flowchart. D event generation mechanism. Z event generation. Protection of ZH event detection. Adding the delay to sample during ON time for Z detection. Sampling out interrupt generation. Sampling during ON time at f _{SCF} . Functional diagram of Z detection after D event. Input stage in speed sensor mode (TES[1:0] bits = 01, 10, 11). Tacho capture events configured by the TES[1:0] bits. Incremental encoder output signals and derived information. Overview of MTIM timer in switched and autoswitched mode. Step ratio functional diagram. CH processor block. Output on pins MCDEM and MCZEM with debug option (DG bit = 1).	188 190 191 193 195 198 201 202 205 206 208 209 210 213 216 218 220
Figure 78. Figure 79. Figure 80. Figure 81. Figure 82. Figure 63. Figure 85. Figure 86. Figure 87. Figure 88. Figure 89. Figure 90. Figure 91. Figure 92. Figure 93. Figure 94.	Typical commanity ignals of a three-phase induction motor. Simplified MTC block diagram. Input stage in sensorless or sensor mode (bits TES[1:0] = 00) D window and event filter flowchart. 7 window and event filter flowchart. D event generation mechanism. Z event generation. Protection of ZH event detection. Adding the delay to sample during ON time for Z detection. Sampling out interrupt generation. Sampling during ON time at fSCF. Functional diagram of Z detection after D event. Input stage in speed sensor mode (TES[1:0] bits = 01, 10, 11). Tacho capture events configured by the TES[1:0] bits. Incremental encoder output signals and derived information. Overview of MTIM timer in switched and autoswitched mode. Step ratio functional diagram. CH processor block.	188 190 191 193 195 198 201 202 205 206 208 209 210 213 216 218 220 222

Figure 99.	Step ratio bits decoding and accuracy results and BEMF sampling rate	225
Figure 100.	Tachogenerator period acquisition using MTIM timer	227
Figure 101.	Encoder clock frequency measure using MTIM timer	227
Figure 102.	Hall sensor period acquisition using MTIM timer	229
Figure 103.	Overview of MTIM timer in speed measurement mode	230
Figure 104.	Auto-updated prescaler functional diagram	232
Figure 105.	Prescaler auto-change example	233
Figure 106.	Current window and feedback filters	235
Figure 107.	Current feedback	238
Figure 108.	Sampling clock generation block ⁽¹⁾	240
Figure 109.	Channel manager block diagram	241
Figure 110.	PWM application in voltage or current sensorless mode (see <i>Table 133</i>)	244
Figure 111.	PWM application in voltage or current sensor mode (see <i>Table 134</i>)	245
Figure 112.	Deadtime waveforms	246
Figure 113.	Deadtime waveform with delay greater than the negative PWM pulse	246
Figure 114.	Deadtime waveform with delay greater than the positive PWM pulse	246
Figure 115.	Channel manager output block diagram with PWM generator delivering three PWM	
	signals	248
Figure 116.	Channel manager output block diagram with PWM generator delivering 1 PWM signal.	250
Figure 117.	Complementary PWM signals with chopping frequency on high and low side drivers	252
Figure 118.	PWM generator block diagram	253
Figure 119.	Counting sequence in center-aligned and edge-aligned mode	254
Figure 120.	Center-aligned PWM waveforms (compare 0 register = 8)	255
Figure 121.	Edge-aligned PWM waveforms (compare 0 ragister = 8)	256
	Comparison between 12-bit and 8-bit Twi 1 mode	
Figure 123.	Update rate examples depending on more and MREP register setting	258
	General view of the MTC for PM BLDC motor control	
Figure 125.	General view of the MTC configured for Induction motor control (proposal)	290
Figure 126.	Page mapping for motor control	293
Figure 127.	Page mapping for motor control	295
Figure 128.	ADC block diagran:	298
Figure 129.	Pin loading conditions	312
Figure 130.	Pin input voltage	313
Figure 131.	f _{CPU} max versus V _{DD}	315
Figure 132.	Tyrical I _{DD} in RUN vs f _{CPU}	317
Figure 133.	T,/pical I _{DD} in SLOW vs f _{CPU}	318
	Typical I _{DD} in Wait vs f _{CPU}	
Figure 135.	Typical I _{DD} in Slow Wait vs f _{CPU}	319
Figure 136.	Typical application with an external clock source	321
Figure 137.	Typical application with a crystal or ceramic resonator	322
	PLL and clock detector signal start up sequence	
Figure 139.	Two typical applications with unused I/O pin	330
Figure 140.	Typical I_{PU} vs. V_{DD} with $V_{IN} = V_{SS}$	330
	Typical R_{PU} vs. V_{DD} with $V_{IN} = V_{SS}$	
Figure 142.	Typical V _{OL} at V _{DD} = 5V (standard)	331
	Typical V_{OL} at $V_{DD} = 5V$ (high-sink)	
	Typical V_{DD} - V_{OH} at V_{DD} = 5V	
Figure 145.	RESET pin protection when LVD is enabled ⁽¹⁾⁽²⁾⁽⁴⁾	. 333
Figure 146.	RESET pin protection when LVD is disabled(1)	334
Figure 147.	Two typical applications with V_{PP} pin(1)	334
Figure 148.	SPI slave timing diagram with CPHA = $0^{(1)}$	337
Figure 149	SPI slave timing diagram with CPHA = $1^{(1)}$	337

	e 150. SPI Master timing diagram ⁽¹⁾	338
Figure	e 151. Example 1: waveforms for zero-crossing detection with sampling at the end of PWM off-time	341
Figure	e 152. Example 2: waveforms for zero-crossing detection with sampling at f _{SCF}	
Figure	e 153. Example 3: Waveforms for zero-crossing detection with sampling after a delay during PWM on-time	342
Figure	e 154. Example 4: Waveforms for zero-crossing detection with sampling	
Figure	after a delay at f _{SCF}	
Figure	selected phase inpute 156. Example 1: Waveforms for overcurrent detection with current feedback filter OFF	
•	e 150. Example 1: Waveforms for overcurrent detection with current feedback filter ON)	
	e 158. R _{AIN} max. vs f _{ADC} with C _{AIN} = 0pF	
Figure Figure	e 159. Recommended C _{AIN} and R _{AIN} valu _{es}	348
Figure	e 161. Power supply filtering	. 350
Figure	e 162. ADC accuracy characteristics	. 351
Figure	e 163. 44-pin low profile quad flat package outline	354
Figure	e 165. Header reception event sequence	365
riguio	e 100. En 100 interrupt routine	. 500
	e 164. 32-pin low profile quad flat packag outline	
	0/05	
	0, 46	
	31(5) 150	
	olete Product(s) obsole	
	1000	
	010 (15)	
	*e 'C'	
	1610 401	
	0, 0,	
U/O_	Y'	
	olete Produci(s) solete Produci(s)	
ans		
OA		

1 Description

The ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, and ST7MC2S6-Auto devices are members of the ST7 microcontroller family designed for mid-range automotive applications with a motor control dedicated peripheral.

All devices are based on a common industry-standard 8-bit core, featuring an enhanced instruction set and are available with Flash, ROM or FASTROM program memory.

Under software control, all devices can be placed in Wait, Slow, Active Halt or Halt mode, reducing power consumption when the application is in idle or stand-by state.

The enhanced instruction set and addressing modes of the ST7 offer both power and flexibility to software developers, enabling the design of highly efficient and compact application code. In addition to standard 8-bit data management, all ST7 microcontrollers feature true bit manipulation, 8x8 unsigned multiplication and indirect addressing modes.

The devices feature an on-chip debug module (DM) to support in-circuit debugging (iCD). For a description of the DM registers, refer to the ST7 ICC Protocol Reference Manua.

Table 1. Device summary

-40°C to 85°C/ LQFP44 8-bit PWM 16-	memory - bytes		RAM (stack) - bytes	Operating supply vs. frequency	Temp. i ange	Package	Peripherals	
ST7MC2S4-Auto Flash 32 K 1024 (256) with f _{CPU} ≤ 8 MHz -40°C to 125°C LQFP44 bit ADC, MTC, 8-bit PWM ART, ICD stime	ST7MC1K2-Auto	Flash/ROM 8 K	384 (256)	4.5 to - 5.1/		LQFP32	bit timer A,	-
ST7MC2S4-Auto Flash/ROM 16 K 768 (253) 8 MHz -40°C to 85°C/ -40°C to 125°C LQFP44 8-bit PWM ART, ICD 16-time	ST7MC1K6-Auto	Flash 32 K	1024 (256)		-40°C to 125°C			
ST7MC2S6-Auto Flash 32 K 102-1(2-56) -40°C to 125°C LQFP44 ART, ICD time	ST7MC2S4-Auto	Flash/ROM 16 K	768 (250)		-40°C to 85°C/			SPI,
colete Product(s)	ST7MC2S6-Auto	Flash 32 K	1024 (256)			LQFP44		16-bit timer E
		2100	16					





Figure 1. **Device block diagram**

2 Pin description








Figure 3. 32-pin LQFP 7x7 package pinout

For external pin connection guidelines, see Section 12: Electrical characteristics on riage 312.

Legend/abbreviations for Table 2:

Type

I = input

O = output

S = supply

Input level

 $C_T = CMOS \ 0.3V_{DD}/0.7V_{DD}$ with Schmitt trigger

 T_T = refer to the G and H ports characteristics in Section 12.8.1 on page 329

Output level

HS = 20mA high sink (on N-buffer only)

Port and control configuration

Input: float = floating, wpu = weak pull-up, int = interrupt, ana = analog

Output: OD = open drain, PP = push-pull

Refer to Section 5: Central processing unit on page 37 for more details on the softv at 3 configuration of the I/O ports.

The reset configuration of each pin is shown in bold which is valid as long cs the device is in the reset state.

Table 2. Device pin description⁽¹⁾

_	in nber		a	Le	vel			O.	ort		. C	Main							
944	32	Pin name	Туре	ut	at		Inp	out		Output		Output		Output		Output		function (after	
LQFP44	LQFP32		Č	ınout	Outrut	float	mdw	int ⁽³⁾	ana	дo	ЬР	reset)							
1	1	MCO3 (HS)	0		HS						Х	Motor cont	rol output 3						
2	2	MCO4 (HS)	0		HS						Χ	Motor cont	rol output 4						
3	3	MCO5 (h°)	0		HS						Χ	Motor cont	rol output 5						
4	4	MCE S'(4)		C_{T}	1	X						MTC emer	gency stop						
		FC.0	1/0	T_T		X	Χ			Χ	Χ	Port G0							
(5)	(5)	PG1	I/O	T _T		X	Χ			Х	Χ	Port G1							
M),		PG2	I/O	T_T		X	Χ			Χ	Χ	Port G2							
		PG3	I/O	T_T		X	Χ			Χ	Χ	Port G3							
5	5	OSC1 ⁽⁶⁾	I										ock input or resonator overter input						
6	6	OSC2 ⁽⁶⁾	I/O									Resonator	oscillator inverter output						
7	(5)	V _{SS_1} ⁽⁷⁾	S									Digital ground voltage							
8	(5)	V _{DD} _1 ⁽⁷⁾	S									Digital main supply voltage							
		PA0/PWM3	I/O	C_{T}		X	Χ			Χ	Х	Port A0 PWM output 3							
(5)	(5)	PA1/PWM2	I/O	C_{T}	HS	X	Χ			Χ	Χ	Port A1 PWM output 2							
		PA2PWM1	I/O	C _T		X	Χ			Х	Х	Port A2	PWM output 1						

Table 2. Device pin description⁽¹⁾ (continued)

P	in	Device pili descrip		`	vel			Р	ort			Main		
244	32	Pin name	Туре	Ħ	ort		In	put		Out	put	function (after	Alternate	function ⁽²⁾
LQFP44	LQFP32			Input	Output	float	ndw	int ⁽³⁾	ana	ОО	ЬР	reset)		
9	7	PA3/PWM0/AIN0	I/O	C _T		х	е	i1	Х	Х	Х	Port A3	PWM output 0	ADC analog input 0
(5)	(5)	PA4 (HS)/ARTCLK	I/O	C _T	HS	х	Х			Х	Х	Port A4	PWM-ART clock	external
10	8	PA5/ARTIC1/AIN1	I/O	C _T		X		ei1	Х	Х	Х	Port A5	PWM-ART input capture 1	ADC analog input 1
(5)	(5)	PA6/ARTIC2	I/O	C _T		X	е	i1		Х	Χ	Port A6	PW W-ART capture 2	input
		PA7/AIN2	I/O	C_{T}		X		ei1	Х	Χ	Χ	Po. t A7	ADC analog	g input 2
11	9	PB0/MCVREF	I/O	C_{T}		Х	Χ		Х	Χ	X	Port B0	MTC voltag	e reference
12	10	PB1/MCIA	I/O	C_{T}		X	Χ		Х	X	X	Port B1	MTC input	4
13	11	PB2/MCIB	I/O	C_{T}		X	X			X	Х	Port B2	MTC input I	3
14	12	PB3/MCIC	I/O	C_{T}		X	X		Х	Х	X	Port B3	MTC input (0
15		PB4/MISO	I/O	Ст	/.	X	Х		-(X	Х	Port B4	SPI master data	in/slave out
16		PB5/MOSI/AIN3	γÚ	C _T		x	X	Ö)	Х	Х	Port B5	SPI master out/slave in data	ADC analog input 3
17		PB6/SCK	I/O	C_{T}	HS	X	е	i2		Χ	Χ	Port B6	SPI serial c	lock
18	(5)	F£7/SS/AIN4	1 /0	C _T	HS	X		ei2		Х	Х	Port B7	SPI slave select (active low)	ADC analog input 4
M,		PG4	I/O	T _T		X	Χ			Χ	Χ	Port G4		
1		PG5	I/O	T _T		X	Χ			Χ	Χ	Port G5		
(5)		PG6	I/O	T _T		X	Χ			Χ	Х	Port G6		
10.	5	PG7	I/O	T _T		X	Χ			Х	Х	Port G7		
		PC0	I/O	C_{T}	HS	X		ei2		Х	Х	Port C0		
(5)	(5)	PC1/MCCFI0 ⁽⁸⁾ /AIN5	I/O	СТ		x	е	i2	х	Х	Х	Port C1	MTC current feedback input 0 ⁽⁸⁾	ADC analog input 5
19	13	PC2/OAP	I/O	C_{T}		X		ei2	Χ	Χ	Х	Port C2	Op-amp po	sitive input
20	14	PC3/OAN	I/O	C_T		X	Χ	ei2	Χ	Х	Χ	Port C3	Op-amp ne	gative input

Table 2. Device pin description⁽¹⁾ (continued)

	? 2.	Device pin description (continued)														
Pi num			Ø	Le	vel			Р	ort			Main				
744	-32	Pin name	Туре	ut	out		In	nput Output		Output		Output		function (after	Alternate	function ⁽²⁾
LQFP44	LQFP32			Input	Output	float	ndw	int ⁽³⁾	ana	ФО	ЬР	reset)				
21	15	OAZ/MCCFI1 ⁽⁸⁾ /AIN6	I/O						Х			Op-amp Output	MTC current feedback input 1 ⁽⁸⁾	ADC analog input 6		
22	16	PC4/MCCREF	I/O	C _T		X	X		X	Х	Х	Port C4	MTC currer reference ⁽⁹⁾			
(5)	(5)	PC5/MCPWMU	I/O	C_{T}		X	Χ			Х	Х	Port C5	MTC PWin	critput U		
	()	PC6/MCPWMV ⁽¹⁰⁾	I/O	C_{T}		X	Х			Х	Х	Port C6	MIVV'4 OT!M	output V ⁽¹⁰⁾		
23	(5)	PC7/MCPWMW ⁽¹⁰⁾ /AI N7	I/O	C _T		Х	Х		Х	Х	Х	Port 0.7	output W ⁽¹⁰⁾	ADC analog input 7		
24	17	V _{AREF}	I								KE	Analog ref	erence voltag	ge for ADC		
25	(5)	V _{SSA} ⁽⁷⁾	S							1/5	<u>ال</u> ا	Analog gro	ound voltage			
26	18	V _{SS_0} ⁽⁷⁾	S						5			Digital grou	und voltage			
27	19	V _{DD_0} ⁽⁷⁾	S								y C	Digital mai	n supply volt	age		
28	20	RESET	I/O	C_{T}	/					16		Top priority	/ non maskal	ole interrupt		
		PF0/MCDEM ⁽¹¹⁾ /AIN8	10	Ст	51	x	×	Ó	X	Х	Х	Port F0	MTC demagneti zation output ⁽¹¹⁾	ADC analog input 8		
		PF1/MCZ'EM ^(1 ') /AIN9	I/O	СТ	16	х	Х		Х	X	Х	Port F1	MTC BEMF output ⁽¹¹⁾	ADC analog input 9		
(5)	(5)	₽£2/MCO/AIN10	I/O	C _T		Х	Х		Х	Х	Х	Port F2	Main clock out (f _{OSC} /2)	ADC analog input 10		
IQ		PF3/Beep	I/O	C_{T}	HS	X	Х			Х	Х	Port F3	Beep signa	loutput		
		PF4	I/O	C_{T}	HS	X	Χ			Х	Х	Port F4				
		PF5	I/O	C_{T}	HS	X	Χ			Х	Х	Port F5				
		PH0	I/O	T _T		X	Χ			Х	Х	Port H0				
		PH1	I/O	T _T		X	Χ			Х	Х	Port H1				
(5)	(5)	PH2	I/O	T _T		X	Χ			Х	Х	Port H2				
		PH3	I/O	T _T		X	Χ			Х	Х	Port H3				

Table 2. Device pin description⁽¹⁾ (continued)

Pi	in	Device pin descrip		Ì			,							
num			4	Le	vel			P	ort			Main		
244	32	Pin name	Туре	ıŧ	out		In	put		Out	put	function (after	Alternate	function ⁽²⁾
LQFP44	LQFP32			Input	Output	float	ndw	int ⁽³⁾	ana	αо	ЬР	reset)		
													Timer A out compare 2	put
29	21	PD0/OCMP2_A/ MCPWMW ⁽¹⁰⁾ /AIN11	I/O	C _T		X			Х	X	Х	Port D0	MTC PWM W ⁽¹⁰⁾	output
													ADC analog	g input 11
		PD1(HS)/OCMP1_A/											Timer A cut	
30	22	MCPWMV ⁽¹⁰⁾ /	I/O	C_T	HS	X		ei0		Χ	Х	Port D1	MITC FWM	output V ⁽¹⁰⁾
		MCDEM ⁽¹¹⁾										DIC	MTC demagnetiz	ation ⁽¹¹⁾
											x (?		Timer A inp	ut capture 2
31	23	PD2/ICAP2_A/ MCZEM ⁽¹¹⁾ /AIN12	I/O	C_T		X	е	i0	Χ	λ	Χ	Port D2	MTC BEMF	·(11)
)		201	ADC analog	g input 12
32	24	PD3/ICAP1_A/AIN13	I/O	C _T		x		ei0	X	X	X	Port D3	Timer A input capture 1	ADC analog input 13
		PD4/EXTCLK_A/ICCC			51		~		30),			Timer A ext source	ernal clock
33	25	LK/ AIN14	10	C _T		X	е	iO.	Χ	Х	Х	Port D4	ICC clock o	utput
													ADC analog	g input 14
34	26	PD5/ICCD/\TA/AIN15	I/O	С _Т	91	х	٥	iO.	Х	Χ	Х	Port D5	ICC data in	put
		1 20/ 02/ 1/ 1/11/10	<u> </u>			^	Ŭ		^	^	^	1 011 20	ADC analog	g input 15
35	27	で 6/RDI	I/O	C _T	HS	X		ei0		Х	Х	Port D6	SCI receive	data in
26	28	PD7/TDO	I/O	C _T	HS	Х	Х			X	Х	Port D7	SCI transm output	it data
		V _{SS_2} ⁽⁷⁾	S									Digital grou	und voltage	
		V _{DD_2} ⁽⁷⁾	S									Digital mai	n supply volt	age
(5)	(5)	PH4	I/O	T _T		X	Χ			Χ	Χ	Port H4		
		PH5	I/O	T _T		Х	Χ			Х	Х	Port H5		
		PH6	I/O	T_T		X	Х			Χ	Χ	Port H6		

Table 2. Device pin description⁽¹⁾ (continued)

Pi num			4)	Le	vel							Main	
>44	32	Pin name	Туре	rt	out		Inp	out		Out	put	function (after	Alternate function ⁽²⁾
LQFP44	LQFP32			Input	Output	float	ndw	int ⁽³⁾	ana	ао	ЬР	reset)	
(5)		PH7	I/O	T _T		X	Χ			Χ	Χ	Port H7	
37		PE0/OCMP2_B	I/O	C _T	HS	X	X			X	Х	Port E0	Timer B output compare 2
38	(5)	PE1/OCMP1_B	I/O	C _T		х	Х		Х	Х	Х	Port E1	Timer B output compare 1
39	(3)	PE2/ICAP2_B	I/O	СТ		Х	Χ			Х	Х	Port E2	Timer B input capture 2
40		PE3/ICAP1_B/	I/O	СТ		Х	Χ		Χ	Χ	Х	Port E3	Time: L' ir put capture 1
(5)		PE4/EXTCLK_B	I/O	C _T		X	X			Х	Х	Port E4	Fin er B external clock source
		PE5	I/O	СТ		Х	Χ		Χ	Χ	X	Po.t E5	
41	29	V _{PP} /ICCSEL	1					Ó		3/6	*	Must be tied low. In the programming mode when available, this pin acts as the programming voltage input V _{PP} /ICC mode pin. See Section 12.9. on page 334	
42	30	MCO0 (HS)	0		1!S					1/6	Х	MTC output channel 0	
43	31	MCO1 (HS)	0		HS		1)	Х	MTC output channel 1	
44	32	MCO2 (HS)	6		HS			2			Х	MTC output channel 2	

- 1. On the chip, each I/O port here eight pads. Pads that are not bonded to external pins are in input pull-up configuration after reset. The configuration of these pads must be kept at reset state to avoid added current consumption. Refer to Section 15.6 on page 336.
- 2. If two alternate function outputs are enabled at the same time on a given pin (for instance, MCPWMV and MCDEM on PD1 on LQFP32) the two signals are ORed on the output pin.
- 3. In the interrupt column, 'eiX' defines the associated external interrupt vector. If 'wpu' is merged with 'int', then I/O configuration is pull-up interrupt input, otherwise the configuration is floating interrupt input.
- 4. VICE's a floating input. To disable this function, a pull-up resistor must be used.
- Pin(s) not present on package configuration.
- 6. OSC1 and OSC2 pins connect a crystal/ceramic resonator or an external source to the on-chip oscillator; see Section 1: Description and Section 12.5: Clock and timing characteristics for more details.
- 7. It is mandatory to connect all available V_{DD} and V_{DDA} pins to the supply voltage and all V_{SSA} pins to ground.
- 8. MCCFI can be mapped on two different pins on 80-, 64- and 56-pin packages. This allows:
 either using PC1 as a standard I/O and mapping MCCFI on OAZ (MCCFI1) with or without using the operational amplifier (selected case after reset),
 or mapping MCCFI on PC1 (MCCFI0) and using the amplifier for another function. The mapping can be selected in the MREF register of Motor Control cell (see *Motor controller (MTC)*) for more details.
- 9. Once the MTC peripheral is ON (bits CKE = 1 or DAC = 1 in the register MCRA), the pin PC4 is configured to an alternate function. PC4 is no longer usable as a digital I/O.
- 10. MCPWMV is mapped on PC6 on 80 and 64-pin packages and on PD1 on 44,and 32-pins packages. MCPWMW is mapped on PC7 on 80, 64 and 44-pin packages and on PD0 on 32-pins package.
- 11. MCZEM is mapped on PF1 on 80, 64 and 56-pin packages and on PD2 on 44 and 32-pins. MCDEM is mapped on PF0 on 80, 64 and 56-pin packages and on PD1 on 44 and 32-pin packages.

3 Register and memory map

As shown in Figure 4 and Figure 5: Memory map and sector address on page 34, the MCU is capable of addressing 64 Kbytes of memories and I/O registers.

The available memory locations consist of 128 bytes of register locations, up to 1 Kbytes of RAM and up to 32 Kbytes of user program memory. The RAM space includes up to 256 bytes for the stack from 0100h to 01FFh.

The highest address bytes contain the user reset and interrupt vectors.

Caution: Memory locations marked as 'reserved' must never be accessed. Accessing a reserved area can have unpredictable effects on the device.






Table 3. Hardware register map

able 3.	naiuwaiei	egister map			
Address	Block	Register label	Register name	Reset status	Remarks
0000h 0001h 0002h	Port A	PADR PADDR PAOR	Port A data register Port A data direction register Port A option register	00h ⁽¹⁾ 00h 00h	R/W ⁽²⁾ R/W R/W ⁽³⁾
0003h 0004h 0005h	Port B	PBDR PBDDR PBOR	Port B data register Port B data direction register Port B option register	00h ⁽¹⁾ 00h 00h	R/W R/W R/W
0006h 0007h 0008h	Port C	PCDR PCDDR PCOR	Port C data register Port C data direction register Port C option register	00h ⁽¹⁾ 00h 00h	R/W R/W R/W
0009h 000Ah 000Bh	Port D	PDDR PDDDR PDOR	Port D data register Port D data direction register Port D option register	00h ⁽¹⁾ 00h 00h	12/w/ R/W
000Ch 000Dh 000Eh	Port E	PEDR PEDDR PEOR	Port E data register Port E data direction register Port E option register	20n ⁽¹⁾ 00h 00h	R/W R/W ⁽³⁾ R/W ⁽³⁾
000Fh 0010h 0011h	Port F	PFDR PFDDR PFOR	Port F data register Port F data direction register Port F option register	00h ⁽¹⁾ 00h 00h	R/W R/W R/W
0012h 0013h 0014h	Port G	PGDR PGDDR PGOR	Port G data register Port G data register Port G option register	00h ⁽¹⁾ 00h 00h	R/W R/W R/W
0015h 0016h 0017h	Port H	PHDR PHDDR PHOR	Port H data register Port H clata direction register Port H option register	00h ⁽¹⁾ 00h 00h	R/W R/W R/W
0018h 0019h 001Ah 001Bh 001Ch 001Dh 001Fh	LINSCI M	SCISR SCIDE SCIDE SCICR1 SCICR2 SCICR3 SCIERPR SCIETPR	SCI status register SCI data register SCI baud rate register SCI control register 1 SCI control register 2 SCI control register 3 SCI extended receive prescaler register SCI extended transmit prescaler register	C0h xxh ⁽⁴⁾ 00h xxh 00h 00h 00h	Read only R/W R/W R/W R/W R/W R/W
0ῦ20h			Reserved area (1 byte)		
0021h 0022h 0023h	SPI	SPIDR SPICR SPICSR	SPI data I/O register SPI control register SPI control/status register	xxh 0xh 00h	R/W R/W R/W
0024h 0025h 0026h 0027h 0028h	ITC	ITSPR0 ITSPR1 ITSPR2 ITSPR3 EICR	Interrupt software priority register 0 Interrupt software priority register 1 Interrupt software priority register 2 Interrupt software priority register 3 External interrupt control register	FFh FFh FFh FFh 00h	R/W R/W R/W R/W
0029h	Flash	FSCR	Flash control/status register	00h	R/W
002Ah	Watchdog	WDGCR	Window watchdog control register	7Fh	R/W
002Bh	vvaluidog	WDGWR	Window watchdog window register	7Fh	R/W

Table 3. Hardware register map (continued)

	Address	Block	Register label	Register name	Reset status	Remarks
	002Ch 002Dh	MCC	MCCSR MCCBCR	Main clock control/status register Main clock controller/beep control register	00h 00h	R/W R/W
	002Eh 002Fh 0030h	ADC	ADCCSR ADCDRMSB ADCDRLSB	Control/status register Data register MSB Data register LSB	00h 00h 00h	R/W Read only Read only
	0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh 003Ch 003Dh 003Eh 003Fh	Timer A	TACR2 TACR1 TACSR TAIC1HR TAIC1LR TAOC1HR TAOC1LR TACHR TACHR TACLR TAACHR TAACLR TAIC2HR TAIC2LR TAOC2HR TAOC2LR	Timer A control register 2 Timer A control register 1 Timer A control/status register Timer A input capture 1 high register Timer A input capture 1 low register Timer A output compare 1 high register Timer A output compare 1 low register Timer A counter high register Timer A counter low register Timer A alternate counter high register Timer A alternate counter low register Timer A input capture 2 high regists Timer A input capture 2 low regists Timer A output compare 2 low register Timer A output compare 2 low register	00h 00h xxh xxh 80h 00h Fi h FCh FCh xxh xxh 80h 00h	R/W R/W Read only Read only
	0040h	SIM	SICSR	System integrity control/status register	000x000x b	R/W
0,0	0041h 0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh 004Ch 004Dh	TIMER B	TBCR2 TBCR1 TBCSR TBIC1HR TBIC1LR TBCC1LR TBCC1LR TBCHR TBCLR TBCLR TBACHR TBACLR TBIC2HR TBIC2LR TBIC2LR TBOC2LR TBOC2LR	Timer B control register 2 Timer B control register 1 Timer B control/status register Timer B input capture 1 high register Timer B output compare 1 high register Timer B output compare 1 low register Timer B counter high register Timer B counter high register Timer B counter low register Timer B alternate counter high register Timer B alternate counter low register Timer B input capture 2 high register Timer B input capture 2 low register Timer B output compare 2 high register Timer B output compare 2 low register Timer B output compare 2 low register	00h 00h xxh xxh 80h 00h FFh FCh FCh xxh xxh 80h 00h	R/W R/W Read only Read only R/W Read only
Ox	00/เป๋า 004En 004Fh					

Table 3. Hardware register map (continued)

	I	- Cgister map	(· · · · · · · · · · · · · · · · · · ·		
Address	Block	Register label	Register name	Reset status	Remarks
0050h		MTIM	Timer counter high register	00h	R/W
0051h		MTIML	Timer counter low register	00h	R/W
0052h		MZPRV	Capture Z _{n-1} register	00h	R/W
0053h		MZREG	Capture Z _n register	00h	R/W
0054h		MCOMP	Compare C _{n+1} register	00h	R/W
0055h		MDREG	Demagnetization register	00h	R/W
0056h		MWGHT	A _n weight register	00h	R/W
0050H		MPRSR	Prescaler and sampling register	00h	R/W
		_			R/W
0058h		MIMR	Interrupt mask register	00h	
0059h		MISR	Interrupt status register	00h	R/W
005Ah		MCRA	Control register A	00h	R/1/v
005Bh		MCRB	Control register B	00h	LW.
005Ch	MTC	MCRC	Control register C	00h	17/00
005Dh	(page 0)	MPHST	Phase state register	och	R/W
005Eh	(page 0)	MDFR	D event filter register	0 ⁵ h	R/W
005Fh		MCFR	Current feedback filter register	00h	R/W
0060h		MREF	Reference register	00h	R/W
0061h		MPCR	PWM control register	00h	R/W
0062h		MREP	Repetition counter register	00h	R/W
0063h		MCPWH	Compare phase W preload register high	00h	R/W
0064h		MCPWL	Compare phase W prelcad register low	00h	R/W
0065h		MCPVH	Compare phase V pro!อกด register high	00h	R/W
0066h		MCPVL	Compare phase √ or load register low	00h	R/W
0067h		MCPUH	Compare phase 'J preload register high	00h	R/W
0068h		MCPUL	Compare phase U preload register low	00h	R/W
0069h		MCP0H	Comp. re phase 0 preload register high	0Fh	R/W
006Ah		MCP0L	Connecte phase 0 preload register low	FFh	R/W
0050h		MDTG		FFh	17,44
		MPC:	ueadtime generator enable	3Fh	
0051h			Polarity register		
0052h	MTC	MRVME	PWM register	00h	see MTC
0053h	(pag - 1)	MOONE	Configuration register	02h	description
0054h	(1-3)	MPAR	Parity register	00h	
0055h	.0,	MZRF	Z event filter register	0Fh	
0056h		MSCR	Sampling clock register	00h	
005⁻n ⁺c 005∆ii		OC	Reserved area (4 bytes)		
006Bh		DMCR	Debug control register	00h	R/W
006Ch	, O, '	DMSR	Debug status register	10h	Read only
006Dh		DMBK1H	Debug Breakpoint 1 MSB Register	FFh	R/W
006Eh	DM				
		DMBK1L	Debug Breakpoint 1 LSB Register	FFh	R/W
006Fh		DMBK2H	Debug Breakpoint 2 MSB Register	FFh	R/W
0070h		DMBK2L	Debug Breakpoint 2 LSB Register	FFh	R/W

5//

Table 3. Hardware register map (continued)

	1	1			
Address	Block	Register label	Register name	Reset status	Remark
0074h		PWMDCR3	PWM AR timer duty cycle register 3	00h	R/W
0075h		PWMDCR2	PWM AR timer duty cycle register 2	00h	R/W
0076h		PWMDCR1	PWM AR timer duty cycle register 1	00h	R/W
0077h		PWMDCR0	PWM AR timer duty cycle register 0	00h	R/W
0078h		PWMCR	PWM AR timer control register	00h	R/W
0079h	PWM ART	ARTCSR	Auto-reload timer control/status register	00h	R/W
007Ah		ARTCAR	Auto-reload timer counter access register	00h	R/W
007Bh 007Ch		ARTARR ARTICCSR	Auto-reload timer auto-reload register AR timer input capture control/status register	00h 00h	R/W R/W
007Ch		ARTICCSK ARTICR1	AR timer input capture control/status register AR timer input capture register 1	00h	Read on
007Eh		ARTICR1	AR timer input capture register 1 AR timer input capture register 2	00h	Read on
007EH	Op-amp	OACSR	Op-amp control/status register	00h	R/W
	<u> </u>				, -
 I he content I/O pins are 	ts of the I/O po returned inste	rt DR registers at ad of the DR reg	re readable only in output configuration. In input configuration. In input configuration.	gurati əri, tr ə v	alues of the
2. R/W = read	/write				
3. The bits ass					10
4. x = undefin		navailable pins m	nust always keep their reset value.	odus	3(6)
4. x = undefin	ed.	oduc	(S) Obsolete Pr	odus	3(5)

4 Flash program memory

4.1 Introduction

The ST7 dual voltage high density Flash (HDFlash) is a non-volatile memory that can be electrically erased as a single block or by individual sectors and programmed on a byte-by-byte basis using an external V_{PP} supply.

The HDFlash devices can be programmed and erased off-board (plugged in a programming tool) or on-board using ICP (in-circuit programming) or IAP (in-application programming).

The array matrix organization allows each sector to be erased and reprogrammed without affecting other sectors.

4.2 Main features

- 3 Flash programming modes:
 - Insertion in a programming tool. In this mode, all sectors including option bytes can be programmed or erased.
 - ICP (in-circuit programming). In this mode, all sectors including option bytes can be programmed or erased without removing the device from the application board.
 - IAP (in-application programming) In the mode, all sectors except Sector 0, can be programmed or erased without in oving the device from the application board and while the application is running.
- ICT (in-circuit testing) for dow: loading and executing user application test patterns in RAM
- Read-out protection
- Register access security system (RASS) to prevent accidental programming or erasing

4.3 Structure

The Flash memory is organized in sectors and can be used for both code and data storage.

Depending on the overall Flash memory size in the microcontroller device, there are up to three user sectors (see *Table 4*). Each of these sectors can be erased independently to avoid unnecessary erasing of the whole Flash memory when only a partial erasing is required.

The first two sectors have a fixed size of 4 Kbytes (see *Figure 5*). They are mapped in the upper part of the ST7 addressing space so the reset and interrupt vectors are located in Sector 0 (F000h-FFFFh).

Table 4. Sectors available in Flash devices

Flash size (bytes)	Available sectors	
4K	Sector 0	
8K	Sectors 0,1	
> 8K	Sectors 0,1, 2	

4.3.1 Read-out protection


Read-out protection, when selected, provides a protection against Program Memory content extraction and against write access to Flash memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller.

In Flash devices, this protection is removed by reprogramming the option. In this case, the entire program memory is first automatically erased and the device can be reprogrammed.

Read-out protection selection depends on the device type:

- In Flash devices it is enabled and removed through the FMP R bit in the option byte.
- In ROM devices it is enabled by mask option specified in the Option List.

Figure 5. Memory map and sector address



4.4 ICC interface

ICC (in-circuit communication) needs a minimum of 4 and up to 6 pins to be connected to the programming too' (see Figure 6). These pins are:

- RESET: device reset
- V_{SS} Gavice power supply ground
- ICCCLK: ICC output serial clock pin
- CCDATA: ICC input/output serial data pin
- ICCSEL/V_{PP}: programming voltage
- OSC1(or OSCIN): main clock input for external source (optional)
- Obsuleite V_{DD}: application board power supply (see *Figure 6*, Note 3)




Figure 6. Typical ICC interface

- 1. If the ICCCLK or ICCDATA pins are only used as outputs in the arplication, no signal isolation is necessary. As soon as the programming tool is plugged to the board, even if an ICC sesson is not in progress, the ICCCLK and ICCDATA pins are not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to implemented in case another device forces the signal. Refer to the programming tool documentation for recommended resistor values.
- 2. During the ICC session, the programming tool injust control the RESET pin. This can lead to conflicts between the programming tool and the application reset or routh, it drives more than 5mA at high level (push-pull output or pull-up resistor < 1K). A schottky diode can be seed to isolate the application reset circuit in this case. When using a classical RC network with R > 1K or a reset manageneration with open drain output and pull-up resistor > 1K, no additional components are needed. In all cases the user most insure that no external reset is generated by the application during the ICC session.
- 3. The use of Pin 7 of the ICC convertor depends on the programming tool architecture. This pin must be connected when using most ST programming tools (it is used to monitor the application power supply). Please refer to the programming tool manual
- 4. Pin 9 has to be connected to the OSC1 (or OSCIN) pin of the ST7 when the clock is not available in the application or if the selected clock pain is not programmed in the option byte. ST7 devices with multi-oscillator capability need to have OSC2 grounded in this case.

4.5 ICP (in-circuit programming)

To perform ICP the microcontroller must be switched to ICC (in-circuit communication) mode by an external controller or programming tool.

Depending on the ICP code downloaded in RAM, Flash memory programming can be fully customized (number of bytes to program, program locations, or selection serial communication interface for downloading).

When using an STMicroelectronics or third-party programming tool that supports ICP and the specific microcontroller device, the user needs only to implement the ICP hardware interface on the application board (see *Figure 6*). For more details on the pin locations, refer to the device pinout description.

4.6 IAP (in-application programming)


This mode uses a Bootloader program previously stored in Sector 0 by the user (in ICP mode or by plugging the device in a programming tool).

This mode is fully controlled by user software. This allows it to be adapted to the user application, (user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be stored, etc.). For example, it is possible to download code from the SPI, SCI or other type of serial interface and program it in the Flash. IAP mode can be used to program any of the Flash sectors except Sector 0, which is write/erase protected to allow recovery in case errors occur during the programming operation.

4.7 Related documentation

For details on Flash programming and ICC protocol, refer to the ST7 Flash Frogramming Reference Manual and to the ST7 ICC Protocol Reference Manual.

4.8 Flash control status register (FCSR)



This register is reserved to use by programming tool software. It controls the Flash programming and entering operations.

5 Central processing unit

5.1 Introduction

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8bit data manipulation.

5.2 Main features

- Enable executing 63 basic instructions
- Fast 8-bit by 8-bit multiply
- Product(s) 17 main addressing modes (with indirect addressing mode)
- Two 8-bit index registers
- 16-bit stack pointer
- Low power Halt and Wait modes
- Priority maskable hardware interrupts
- Non-maskable software/hardware interrupts

5.3 **CPU** registers

The six CPU registers shown in Figu. 9 7 are not present in the memory mapping and are accessed by specific instructions.

5.3.1 Accumulator (A)

The accumulator is an C-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.

5.3.2 Index registers (X and Y)


These 8-bit registers are used to create effective addresses or as temporary storage areas for data manipulation (the cross-assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register).

The Y register is not affected by the interrupt automatic procedures.

Program counter (PC)

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (program counter low which is the LSB) and PCH (program counter high which is the MSB).

Figure 7. CPU registers



577

5.3.4 Condition code register (CC)

CC						Reset value	e: 111x 1xxx
7	6	5	4	3	2	1	0
1		I1	Н	10	N	Z	С
R/	W	R/W	R/W	R/W	R/W	R/W	R/W

The 8-bit condition code register contains the interrupt masks and four flags representative of the result of the instruction just executed. This register can also be handled by the push and pop instructions.

These bits can be individually tested and/or controlled by specific instructions.

Table 5. CC register description

Table	0.0.0	gister description
Bit	Name	Function
5, 3	I1, I0 (interrupt)	Interrupt management bits The combination of the I1 and I0 bits gives the current interrupt software priority: 10: Interrupt software priority = level c (main) 01: Interrupt software priority = level 2 10: Interrupt software priority = level 2 11: Interrupt software priority = level 3 (interrupt disable) These two bits are setcleared by hardware when entering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (IxSPR). They can be also set/cleared by software with the RIM SIM, IRET, HALT, WFI and push/pop instructions. See Section 7: Interrupts on page 59 for more details.
4	્ધ (half carry)	This bit is set by hardware when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instructions. It is reset by hardware during the same instructions. O: No half carry has occurred 1: A half carry has occurred This bit is tested using the JRH or JRNH instruction. The H bit is useful in BCD arithmetic subroutines.
2	N (negative)	Arithmetic management bit This bit is set and cleared by hardware. It is representative of the result sign of the last arithmetic, logical or data manipulation. It's a copy of the result 7th bit. 0: The result of the last operation is positive or null 1: The result of the last operation is negative (that is, the most significant bit is a logic 1) This bit is accessed by the JRMI and JRPL instructions.

Table 5. CC register description (continued)

Bit	Name	Function
1	Z (zero)	Arithmetic management bit This bit is set and cleared by hardware. This bit indicates that the result of the last arithmetic, logical or data manipulation is zero. 0: The result of the last operation is different from zero 1: The result of the last operation is zero This bit is accessed by the JREQ and JRNE test instructions.
0	C (carry/borrow)	Arithmetic management bit This bit is set and cleared by hardware and software. It indicates an overflow or an underflow has occurred during the last arithmetic operation. 0: No overflow or underflow has occurred 1: An overflow or underflow has occurred This bit is driven by the SCF and RCF instructions and tested by the JRC and JRNC instructions. It is also affected by the "bit test and branch", shift and rotate instructions.

5.3.5 Stack pointer register (SP)

SP				10th		Reset va	alue: 01 FFh
15	14	13	12	CO11	10	9	8
			3		(Y)		1
			17/vV	1 oil	9		R/W
7	6	5	4	3	2	1	0
	. (-1/2	SP[7:0]	5			
	707		R/W				R/W

The stack pointer is a 16-bit register which always points to the next free location in the stack. It is decremented after data has been pushed onto the stack and incremented before data is popped from the stack (see *Figure 8*).

Since the stack is 256 bytes deep, the 8 most significant bits are forced by hardware. Following an MCU reset, or after a reset stack pointer instruction (RSP), the stack pointer contains its reset value (the SP7 to SP0 bits are set) which is the stack higher address.

The LSB of the stack pointer (called S) can be directly accessed by an LD instruction.

Note

When the lower limit is exceeded, the stack pointer wraps around to the stack upper limit, without indicating the stack overflow. The previously stored information is then overwritten and therefore lost. The stack also wraps in case of an underflow.


The stack is used to save the return address during a subroutine call and the CPU context during an interrupt. The user may also directly manipulate the stack by means of the push and pop instructions. In the case of an interrupt, the PCL is stored at the first location

pointed to by the SP. Then the other registers are stored in the next locations as shown in *Figure 8*.

- When an interrupt is received, the SP is decremented and the context is pushed on the stack.
- On return from interrupt, the SP is incremented and the context is popped from the stack.

A subroutine call occupies two locations and an interrupt five locations in the stack area.

Figure 8. Stack manipulation example



4

Supply, reset and clock management 6

6.1 Introduction

The device includes a range of utility features for securing the application in critical situations (for example in case of a power brown-out), and reducing the number of external components. An overview is shown in Figure 9.

For more details, refer to dedicated parametric section.

6.2 Main features

- Reset sequence manager (RSM)
- 1 crystal/ceramic resonator oscillator
- System integrity management (SI)
 - Main supply low voltage detection (LVD)
 - Auxiliary voltage detector (AVD) with interrupt capavility for monitoring the main
 - Clock security system (CSS) with the VCO of the PLL, providing a backup safe
- and to rulting the freque PLL which can be used to riultiply the frequency by 2 if the clock frequency input




Figure 9. Clock, reset and supply block diagram

1. α is recommended to decouple the power supply by placing a 0.1 μ F capacitor as close as possible to V_{DD}

6.3 Oscillator

The main clock of the ST7 can be generated by a crystal or ceramic resonator oscillator or an external source.

The associated hardware configurations are shown in *Table 6*. Refer to the electrical characteristics section for more details.

6.3.1 External clock source

In this external clock mode, a clock signal (square, sinus or triangle) with ~50% duty cycle has to drive the OSC1 pin while the OSC2 pin is not connected.

Crystal/ceramic oscillators


This family of oscillators has the advantage of producing a very accurate rate on the racin clock of the ST7. In this mode, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time.

This oscillator is not stopped during the reset phase to avoid osing time in its start-up phase. See Section 12: Electrical characteristics for more details.

Note:

When crystal oscillator is used as a clock source, a risk of ailure may exist if no series resistors are implemented.

Table 6. ST7 clock sources



6.4 Reset sequence manager (RSM)

6.4.1 Introduction

The reset sequence manager includes three reset sources are shown in Figure 11.

- External RESET source pulse
- Internal LVD reset (low voltage detection)
- internal watchdog reset

Note:

A reset can also be triggered following the detection of an illegal opcode or prebyte code. Refer to Section 11.2.2 on page 309 for further details.

These sources act on the RESET pin and it is always kept low during the delay phase.

The reset service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory map.

The basic reset sequence consists of three phases as shown in Figure 10

- Active phase depending on the reset source
- 256 or 4096 CPU clock cycle delay (selected by option Lvt/2)
- Reset vector fetch


Caution:

When the ST7 is unprogrammed or fully erased, tile Finsh is blank and the reset vector is not programmed. For this reason, it is recomme nand to keep the RESET pin in low state until programming mode is entered, in order to avoid unwanted behavior.

The 256 or 4096 CPU clock cycle delay a'lows the oscillator to stabilize and ensures that recovery has taken place from the reser state. The shorter or longer clock cycle delay should be selected by option by te to correspond to the stabilization time of the external oscillator used in the application.

The reset vector fetch of ase duration is 2 clock cycles.

Figure 10. Reset sequence phases




6.4.2 Asynchronous external RESET pin

The RESET pin is both an input and an open-drain output with integrated R_{ON} weak pull-up resistor. This pull-up has no fixed value but varies in accordance with the input voltage. It can be pulled low by external circuitry to reset the device. See Section 12: Electrical characteristics for more details.

A reset signal originating from an external source must have a duration of at least $t_{h(RSTL)in}$ in order to be recognized (see *Figure 12*). This detection is asynchronous and therefore the MCU can enter reset state even in Halt mode.

577

Figure 11. Reset block diagram



1. See Section 11.2.2: Illegal opcode reset on page 309 for more details on illegal opcode reset conditions.

The RESET pin is an asynchronous signal which plays a major role in EMS performance. In a noisy environment, it is recommended to follow the guidelines mentioned in the electrical characteristics section.

6.4.3 External power-on reset

If the LVD is disabled by option byte, to start up the microcontroller correctly, the user must ensure by means of an external reset circ in that the reset signal is held low until V_{DD} is over the minimum level specified for the selected f_{OSC} frequency.

A proper reset signal for a slew tising V_{DD} supply can generally be provided by an external RC network connected to the RESET pin.

6.4.4 Internal low soltage detector (LVD) reset

Two different reset sequences caused by the internal LVD circuitry can be distinguished:

- Po ver-on reset
- Voltage drop reset

The device $\overline{\text{RESET}}$ pin acts as an output that is pulled low when $V_{DD} < V_{IT+}$ (rising edge) or $V_{DD} < V_{IT-}$ (falling edge) as shown in *Figure 12*.

The LVD filters spikes on V_{DD} larger than $t_{q(VDD)}$ to avoid parasitic resets.

6.4.5 Internal watchdog reset

The RESET sequence generated by a internal watchdog counter overflow is shown in *Figure 12*.

Starting from the Watchdog counter underflow, the device $\overline{\text{RESET}}$ pin acts as an output that is pulled low during at least $t_{w(RSTL)out}$.




Figure 12. Reset sequences

6.5 System integrity management (SI)

The system integrity management block contains the low voltage detector (LVD), auxiliary voltage detector (AVD) and clock security system (CSS) functions. It is managed by the SICSR register.

Note:

A reset can also be triggered following the detection of an illegal opcode or prebyte code. Refer to Section 11.2.2 on page 309 for further details.

6.5.1 Low voltage detector (LVD)

The low voltage detector function (LVD) generates a static reset when the V_{DD} supply voltage is below a V_{IT} reference value. This means that it secures the power-up as well as the power-down keeping the ST7 in reset.

The V_{IT} reference value for a voltage drop is lower than the V_{IT+} reference value for poweron in order to avoid a parasitic reset when the MCU starts running and sinks current on the supply (hysteresis).

The LVD reset circuitry generates a reset when V_{DD} is below:

- V_{IT+} when V_{DD} is rising
- V_{IT} when V_{DD} is falling

The LVD function is illustrated in Figure 13.

Provided the minimum V_{DD} value (guaranteed for the oscillator frequency) is above V_{IT} , the MCU can only be in two modes:

- under full software control
- in static safe reset

In these conditions, secure operation is always ensured for the application without the need for external reset hardware.

During a low voltage detector reset, the RESET pin is held low, thus permitting the MCU to reset other devices.

Note: 1 The LVC allows the device to be used without any external reset circuitry.

- 2 The LVD is an optional function which can be selected by option byte.
- ? 't is recommended to make sure that the V_{DD} supply voltage rises monotonously when the device is exiting from reset, to ensure the application functions properly.




Figure 13. Low voltage detector vs reset

6.5.2 Auxiliary voltage detector (AVD)

The voltage detector function (AVD) is based on an analog comparison between a $V_{IT-(AVD)}$ and $V_{IT+(AVD)}$ reference value and the V_{DD} main supply. The V_{IT-} reference value for falling voltage is lower than the V_{IT+} reference value for rising voltage in order to avoid parasitic detection (hysteresis).

The output of the AVD comparator is directly readable by the application software through a real time status bit (AVDF) in the SICSR register. This bit is read only.

Caution:

The AVD function is active only if the LVD is enabled through the option byte (see Section 14.1 on page 356).

Monitoring the V_{DD} main supply

If the AVD interrupt is enabled, an interrupt is generated when the voltage crosses (ne. $V_{IT+(AVD)}$ or $V_{IT-(AVD)}$ threshold (AVDF bit toggles).

In the case of a drop in voltage, the AVD interrupt acts as an early warr.ir.q, allowing software to shut down safely before the LVD resets the microcontroller See Figure 14.

The interrupt on the rising edge is used to inform the application that the V_{DD} warning state is over.

If the voltage rise time t_{rv} is less than 256 or 4096 CPU cycles (depending on the reset delay selected by option byte), no AVD interrupt is generated when $V_{IT+(AVD)}$ is reached.

If t_{rv} is greater than 256 or 4096 cycles then:

- If the AVD interrupt is enabled before the V_{IT+(AVD)} threshold is reached, then two AVD interrupts are received: the first when the AVDIE bit is set, and the second when the threshold is reached.
- If the AVD interrupt is enabled after the V_{IT+(AVD)} threshold is reached then only one AVD interrupt occurs




Figure 14. Using the AVD to monitor V_{DD}

6.5.3 Clock security system (CSS)

The clock security system (CSS) protects the ST7 against main clock problems. To allow the integration of the security features in the applications, it is based on a PLL which can provide a backup clock. The PLL can be enabled or disabled by option byte or by software. It requires an 8-MHz input clock and provides a 16-MHz output clock.

Safe oscillator control

The safe cocillator of the CSS block is made of a PLL.

If the clock signal disappears (due to a broken or disconnected resonator) the PLL continues to provide a lower frequency, which allows the ST7 to perform some rescue operations.

Note:

The clock signal must be present at start-up. Otherwise, the ST7MC1K2-Auto, ST7MC1K26Auto, ST7MC2S4-Auto, and ST7MC2S6-Auto do not start and are maintained in reset conditions.

Limitation detection

The automatic safe oscillator selection is notified by hardware setting the CSSD bit of the SICSR register. An interrupt can be generated if the CSSIE bit has been previously set. These two bits are described in the SICSR register description.

6.5.4 Low power modes

Table 7. Effect of low power modes on SI

Mode	Description						
Wait	No effect on SI. CSS and AVD interrupts cause the device to exit from Wait mode.						
Halt	The CRSR register is frozen. The CSS (including the safe oscillator) is disabled until Halt mode is exited. The previous CSS configuration resumes when the MCU is woken up by an interrupt with 'exit from Halt mode' capability or from the counter reset value when the MCU is woken up by a RESET. The AVD remains active, and an AVD interrupt can be used to exit from Halt mode.						

Interrupts


The CSS or AVD interrupt events generate an interrupt if the corresponding enable control bit (CSSIE or AVDIE) is set and the interrupt mask in the CC register is rese' (R.M. instruction).

SI interrupt control/wake-up capability Table 8.

Interrupt event	Event flag	Enable contro	Exit from WAIT	Exit from HALT
CSS event detection (safe oscillator activated as main clock)	CSSD	CSSIE	Yes	No ⁽¹⁾
AVD event	10,1\square	AVDIE	Yes	Yes

^{1.} This interrupt allows to exit from Active Halt mode.

6.5.5 System integrity control/status register (SICSR, page 0)



SICSR (page 0) register description

						000.2	0002	
16		- - - - -	R/W R/W	R/W	-	R/W	R/W	R/W
: 501	Tabl	le 9.	SICSR (page 0) regi	ster descri	ption			
002	Bit	Name			Function			
Obsoli	7	PAGE	SICSR register page selection This bit selects the SICSR register page. It is set and cleared by software; 0: Access to SICSR register mapped in page 0 1: Access to SICSR register mapped in page 1					
Or	6	AVDIE	Voltage detector interrorms. This bit is set and cleathe AVDF flag change cleared when softward: AVD interrupt disa	eared by soft ges (toggles) are enters the abled	. The pending	interrupt info		

Table 9. SICSR (page 0) register description (continued)

Bit	Name	Function
5	AVDF	Voltage detector flag This read-only bit is set and cleared by hardware. If the AVDIE bit is set, an interrupt request is generated when the AVDF bit changes value. 0: V _{DD} over V _{IT+ (AVD)} threshold 1: V _{DD} under V _{IT-(AVD)} threshold
4	LVDRF	LVD reset flag This bit indicates that the last reset was generated by the LVD block. It is set by hardware (LVD reset) and cleared by software (writing zero). See WDGRF flag description for more details. When the LVD is disabled by option byte, the LVDRF bit value is undefined.
3	-	Reserved, must be kept cleared
2	CSSIE	Clock security system interrupt enable This bit enables the interrupt when a disturbance is detected by the clock security system (CSSD bit set). It is set and cleared by software. 0: Clock security system interrupt disabled 1: Clock security system interrupt enabled When the PLL is disabled (PLLEN = 0), the CSSIE bit has no effect.
1	CSSD	Clock security system detection This bit indicates a disturbance on the main clock signal (fosc): The clock stops (at least for a few cycles). It is set by nardware and cleared by reading the SICSR register when the original oscillator recovers. 0: Safe oscillator is not active 1: Safe oscillator has peen activated When the PL'_is a sabled (PLLEN = 0), the CSSD bit value must be kept cleared.
0	WDOFF	Watchdog reset flag This bit indicates that the last reset was generated by the watchdog peripheral. It is set by hardware (watchdog reset) and cleared by software (writing zero) or an LVD reset (to ensure a stable cleared state of the WDGRF flag when CPU starts). Combined with the LVDRF flag information, the flag description is given below: 00: Reset sources = external RESET pin 01: Reset sources = WDG 1X: Reset sources = LVD
App	lication	notes
		lag is not cleared when another reset type occurs (external or watchdog), the emains set to keep trace of the original failure.
In th	is case, a	a watchdog reset can be detected by software while an external reset can not.

53/371

6.5.6 System integrity control/status register (SICSR, page 1)




Table 10. SICSR (page 1) register description

	Bit	Name	Function
	7	PAGE	SICSR register page selection This bit selects the SICSR register page. It is set and cleared by softwar. 0: Access to SICSR register mapped in page 0 1: Access to SICSR register mapped in page 1
	6	-	Reserved, must be kept cleared
	5	VCOEN	VCO enable This bit is set and cleared by software. 0: VCO (voltage controlled oscillator) connected to the output of the PLL charge pump (default mode), to obtain a 16 MHz output frequency (with an 8 MHz input frequency) 1: VCO tied to ground in order to obtain a 10 MHz frequency (f _{vco}) Note: During ICC session, the bis set to 1 in order to have an internal frequency which does not depend on the input clock. Then, it can be reset in order to run faster with an external oscillator.
	4	LOCK	PLL locked This bit is 'ea'd only. It is set by hardware. It is set automatically when the PLL reaches its operating frequency. C. Pall not locked T: PLL locked
obsole	3	PLLEN	PLL enable This bit enables the PLL and the clock detector. It is set and cleared by software. 0: PLL and clock detector (CKD) disabled 1: PLL and clock detector (CKD) enabled Notes: - During ICC session, this bit is set to 1 PLL cannot be disabled if the PLL clock source is selected (CKSEL = 1).
	2	٠.	Reserved, must be kept cleared.
Obsole	1	CKSEL	Clock source selection This bit selects the clock source: oscillator clock or clock from the PLL. It is set and cleared by software. It can also be set by option byte (PLL opt). 0: Oscillator clock selected 1: PLL clock selected Notes: - During ICC session, this bit is set to 1. Then, CKSEL can be reset in order to run with f _{OSC} . - Clock from the PLL cannot be selected if the PLL is disabled (PLLEN = 0). - f the clock source is selected by PLL option bit, CKSEL bit selection has no effect.
	0	-	Reserved, must be kept cleared

6.6 Main clock controller with real time clock and beeper (MCC/RTC)

The main clock controller consists of three different functions:

- a programmable CPU clock prescaler,
- a clock-out signal to supply external devices,
- a real time clock timer with interrupt capability.

Each function can be used independently and simultaneously.

6.6.1 Programmable CPU clock prescaler

The programmable CPU clock prescaler supplies the clock for the ST7 CPU and its internal peripherals. It manages the Slow power saving mode (see Section 8.2: Slow mode for n ore details).

The prescaler selects the f_{CPU} main clock frequency and is controlled by three bits in the MCCSR register: CP[1:0] and SMS.

6.6.2 Clock-out capability

The clock-out capability is an alternate function of ar UC port pin that outputs a f_{OSC2} clock to drive external devices. It is controlled by the MCC bit in the MCCSR register.

Caution: When selected, the clock out pin suspends the clock during Active Halt mode.

6.6.3 Real time clock timer (RTC)

The counter of the real time clock timer allows an interrupt to be generated based on an accurate real time clock. Four different time bases depending directly on f_{OSC2} are available. The whole functionality is controlled by four bits of the MCCSR register: TB[1:0], OIE and OIF.

When the instruction is executed. See Section 8.4: Active Halt and Halt modes for more details.

6.6.4 Beeper

The beep function is controlled by the MCCBCR register. It can output three selectable frequencies on the beep pin (I/O port alternate function).

Just




Figure 15. Main clock controller (MCC/RTC) block diagram

6.6.5 Low power modes

Table 11. Effect of low power modes on MCC/RTC

Mode	Description
Wait	No effect on MCC/RTC peripheral. IMCC/RTC interrupt cause the device to exit from Wait mode.
Active H	No effect on MCC/RTC counter (OIE bit is set), the registers are frozen. MCC/RTC interrupt cause the device to exit from Active Halt mode.
Halt	MCC/RTC counter and registers are frozen. MCC/RTC operation resumes when the MCU is woken up by an interrupt with 'exit from HALT' capability.
Obalete	
0/050/	

6.6.6 Interrupts

The MCC/RTC interrupt event generates an interrupt if the OIE bit of the MCCSR register is set and the interrupt mask in the CC register is not active (RIM instruction).

Table 12. MCC/RTC interrupt control/wake-up capability

Interrupt event	Event flag	Enable control bit	Exit from WAIT	Exit from HALT
Time base overflow event	OIF	OIE	Yes	No ⁽¹⁾

^{1.} The MCC/RTC interrupt wakes up the MCU from Active Halt mode, not from Halt mode.

6.6.7 MCC control status register (MCCSR)

Reset value: 00.20 0020 (00h) **MCCSR** 7 6 5 4 1 SIE MCO CP[1:0] SMS TB[1:0] OIF R/W R/W R/W R/W R/W R/W

Table 13. MCCSR register description

Bit	Name	Function
7	MCO	Main clock out selection This bit enables the MCO alternate function on the PF0 I/O port. It is set and cleared by software. 0: MCO alternate function disabled (I/O pin free for general-purpose I/O) 1: MCO alternate function enabled (f _{OSC2} on I/O port) Note: To reduce power consumption, the MCO function is not active in Active Halt mode.
3.5	CP[1:0]	CFU clock prescaler These bits select the CPU clock prescaler which is applied in the different slow modes. Their action is conditioned by the setting of the SMS bit. These two bits are set and cleared by software: 00: f _{CPU} in slow mode = f _{OSC2} /2 01: f _{CPU} in slow mode = f _{OSC2} /4 10: f _{CPU} in slow mode = f _{OSC2} /8 11: f _{CPU} in slow mode = f _{OSC2} /16
0050184	SMS	Slow mode select This bit is set and cleared by software. 0: Normal mode. f _{CPU} = f _{OSC2} 1: Slow mode. f _{CPU} is given by CP1, CP0 See Section 8.2: Slow mode and Section 6.6: Main clock controller with real time clock and beeper (MCC/RTC) for more details.

Table 13. MCCSR register description (continued)

Bit	Name	Function
Bit	ivallie	
3:2	TB[1:0]	Time base control These bits select the programmable divider time base. They are set and cleared by software: 00: Time base (counter prescaler 16000) = 4 ms (f _{OSC2} = 4 MHz) and 2 ms (f _{OSC2} = 8 MHz) 01: Time base (counter prescaler 32000) = 8 ms (f _{OSC2} = 4 MHz) and 4 ms (f _{OSC2} = 8 MHz) 10: Time base (counter prescaler 80000) = 20 ms (f _{OSC2} = 4 MHz) and 10 ms (f _{OSC2} = 8 MHz) 11: Time base (counter prescaler 200000) = 50 ms (f _{OSC2} = 4 MHz) and 25 ms (f _{OSC2} = 8 MHz) A modification of the time base is taken into account at the end of the Cornent period (previously set) to avoid an unwanted time shift. This allows this time base to be used as a real time clock.
1	OIE	Oscillator interrupt enable This bit set and cleared by software. 0: Oscillator interrupt disabled 1: Oscillator interrupt enabled This interrupt can be used to exit from Notive Halt mode. When this bit is set, calling the ST7 software HALT instruction enters the Active HALT power saving mode.
0	OIF	Oscillator interrupt flag This bit is set by hardwa e ar d cleared by software reading the CSR register. It indicates when set that the main oscillator has reached the selected elapsed time (TB1:0). 0: Timeout reached 1: Timeout reached Caution: The BRES and BSET instructions must not be used on the MCCSR register to avoid unintentionally clearing the OIF bit.
Obsolets Obsolets	2PY	oducils

R/W

R/W

6.6.8 MCC beep control register (MCCBCR)

 MCCBCR
 Reset value: 0000 0000 (00h)

 7
 6
 5
 4
 3
 2
 1
 0

 Reserved
 ADSTS
 ADC IE
 BC[1:0]

R/W

Table 14. MCCBCR register description

		register description
Bit	Name	Function
7:4	-	Reserved, must be kept cleared
3	ADSTS	A/D converter sample time stretch This bit is set and cleared by software to enable or disable the A/D converter sample 'in a stretch feature. 0: AD sample time stretch disabled (for standard impedance analog inputs) 1: AD sample time stretch enabled (for high impedance analog inputs)
2	ADC IE	A/D converter interrupt enable This bit is set and cleared by software to enable or disable the A/D converter interrupt. 0: AD Interrupt disabled 1: AD Interrupt enabled
1:0	BC[1:0]	Beep control These 2 bits select the PF1 pin beep cap at the PF1 pin beep cap

6.6.9 Main clock controller register map and reset values

Table 15. Main clock controller register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0040h	SICSR, page0 reset value	PAGE 0	VDIE 0	VDF 0	LVDRF x	0	CFIE 0	CSSD 0	WDGRF x
0040h	SICSR, page1 reset value	PAGE 0	0	VCOEN 0	LOCK x	PLLEN 0	0	CKSEL 0	0
002Ch	MCCSR reset value	MCO 0	CP1 0	CP0 0	SMS 0	TB1 0	TB0 0	OIE 0	OIF 0
002Dh	MCCBCR reset value	0	0	0	0	ADSTS 0	ADCIE 0	BC1 0	BC0 0

7 Interrupts

7.1 Introduction

The ST7 enhanced interrupt management provides the following features:

- Hardware interrupts
- Software interrupt (TRAP)
- Nested or concurrent interrupt management with flexible interrupt priority and level management:
 - up to 4 software programmable nesting levels
 - up to 16 interrupt vectors fixed by hardware
 - 2 non maskable events: RESET, TRAP
 - 1 maskable top level event: MCES

This interrupt management is based on:

- bit 5 and bit 3 of the CPU CC register (I1:0),
- interrupt software priority registers (ISPRx),
- fixed interrupt vector addresses located at the high a didresses of the memory map (FFE0h to FFFFh) sorted by hardware priority craer.

This enhanced interrupt controller guarantees full upward compatibility with the standard (not nested) ST7 interrupt controller.

7.2 Masking and processing flow

The interrupt masking is managed by the I1 and I0 bits of the CC register and the ISPRx registers which give the interrupt software priority level of each interrupt vector (see *Table 16*). The processing flow is shown in *Figure 16*.

When an interrupt request has to be serviced:

- Normal processing is suspended at the end of the current instruction execution.
- The PC, X, A and CC registers are saved onto the stack.
- I1 and I0 bits of CC register are set according to the corresponding values in the ISPRx registers of the serviced interrupt vector.
- The PC is then loaded with the interrupt vector of the interrupt to service and the first instruction of the interrupt service routine is fetched (refer to *Table 22: Interrupt mapping* for vector addresses).

The interrupt service routine should end with the IRET instruction which causes the contents of the saved registers to be recovered from the stack.

Note:

As a consequence of the IRET instruction, the I1 and I0 bits are restored from the stack and the program in the previous level is resumed.

High

1


1

Interrupt software priority Level 11 10 Level 0 (main) Low 0 1 Level 1 0 Level 2 0 0

Table 16. Interrupt software priority levels

Figure 16. Interrupt processing flowchart

Level 3 (interrupt disable)



7.2.1 Servicing penaing interrupts

if several interrupts have the same so hardware priority is serviced first.

Figure 17 describes this decision process. As several interrupts can be pending at the same time, the interrupt to be taken into account is deternined by the following two-step process:

- the highest software priority interrupt is serviced,
- if several interrupts have the same software priority then the interrupt with the highest




Figure 17. Priority decision process

When an interrupt request is not serviced immediately, it is latched and then processed when its software priority combined with the hardware priority becomes the highest one.

1 The hardware priority is exclusive while the software one is not. This allows the previous Note: process to succeed with only one interrupt.

Reset, TRAP and MCES can be considered as having the highest software priority in the 2 decision process.

7.2.2 Different interrupt vector sources

Two interrupt source types are managed by the ST7 interrupt controller: the non-maskable type (reset, TRAP) and the maskable type (external or from internal peripherals).

7.2.3 Non-maskabia sources

These sources are processed regardless of the state of the I1 and I0 bits of the CC register (see Figure 16). After stacking the PC, X, A and CC registers (except for reset), the corresponding vector is loaded in the PC register and the I1 and I0 bits of the CC are set to a sable interrupts (level 3). These sources allow the processor to exit Halt mode.

- Oheylat TRAP (non maskable software interrupt) This software interrupt is serviced when the TRAP instruction is executed. It is serviced according to the flowchart in Figure 16 as a MCES top level interrupt.
 - Reset

The reset source has the highest priority in the ST7. This means that the first current routine has the highest software priority (level 3) and the highest hardware priority. See Section 6.4: Reset sequence manager (RSM) for more details.

7.2.4 Maskable sources

Maskable interrupt vector sources can be serviced if the corresponding interrupt is enabled and if its own interrupt software priority (in ISPRx registers) is higher than the one currently being serviced (I1 and I0 in CC register). If any of these two conditions is false, the interrupt is latched and thus remains pending.

MCES (MTC emergency stop):

This hardware interrupt occurs when a specific edge is detected on the dedicated MCES pin or when an error is detected by the micro in the motor speed measurement. The interrupt request is maintained as long as the MCES pin is low if the interrupt is enabled by the EIM bit in the MIMR register.

External interrupts:

External interrupts allow the processor to exit from HALT low power mode.

External interrupt sensitivity is software selectable through the external interrupt control register (EICR).

External interrupt triggered on edge is latched and the interrupt request automatically cleared upon entering the interrupt service routine.

If several input pins of a group connected to the same in errupt line are selected simultaneously, these are logically ORed.

Peripheral interrupts:

Usually the peripheral interrupts cause the MCD to exit from Halt mode except those mentioned in *Table 22: Interrupt mappin*?

A peripheral interrupt occurs when a specific flag is set in the peripheral status registers and if the corresponding enable bit is set in the peripheral control register.

The general sequence for clearing an interrupt is based on an access to the status register followed by a road or write to an associated register.

Note:

The clearing sequence receis the internal latch. Therefore, a pending interrupt (that is, an interrupt waiting to be serviced) is lost if the clear sequence is executed.

7.3 Interrupts and low power modes

A.'I interrupts allow the processor to exit the Wait low power mode. On the contrary, only external and other specified interrupts allow the processor to exit from the Halt modes (see column 'exit from HALT' in *Table 22: Interrupt mapping*). When several pending interrupts are present while exiting Halt mode, the first one serviced can only be an interrupt with exit from Halt mode capability and it is selected through the same decision process shown in *Figure 17*.

Note:

If an interrupt, that is not able to exit from Halt mode, is pending with the highest priority when exiting Halt mode, this interrupt is serviced after the first one serviced.

7.4 Concurrent and nested management

Figure 18 and Figure 19 show two different interrupt management modes. The first is called concurrent mode and does not allow an interrupt to be interrupted, unlike the nested mode in Figure 19. The interrupt hardware priority is given in this order from the lowest to the highest: MAIN, IT4, IT3, IT2, IT1, IT0, MCES. The software priority is given for each interrupt.

Warning: A stack overflow may occur without notifying the software of the failure.

Figure 18. Concurrent interrupt management






Figure 19. Nested interrupt management



7.5 **Interrupt registers**

7.5.1 **CPU CC register interrupt bits**



CPU CC register interrupt bits description Table 17.

	Bit	Name	Function
	5, 3	I1, I0	Software interrupt priority These two bits indicate the current interrupt software priority: 10: Interrupt software priority = level 0 (main) 01: Interrupt software priority = level 1 00: Interrupt software priority = level 2 11: Interrupt software priority = level 3 (interrupt disable) These 2 bits are set/cleared by hardware when powering in interrupt. The loaded value is given by the corresponding bits in the interrupt software priority registers (ISPRx). They can be also set/cleared by software with the RIM, SIM, HALT, WFI, IRET and push/pop instructions (see Table 19: Dedicated interrupt instruction set).
	1. M	CES, TR	AP and reset events can interrupt a liquel 3 program.
Obsole Obsole	3,6	P	oduci(s) obsole oduci(s) oduci(s)

577

7.5.2 **Interrupt software priority registers (ISPRX)**

ISPR0					Rese	t value: 1111	1111 (FFh)				
7	6	5	4	3	2	1	0				
I1_3	10_3	l1_2	10_2	l1_1	10_1	I1_0	10_0				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
ISPR1	ISPR1 Reset value: 1111 1111 (F										
7	6	5	4	3	2	1	0				
l1_7	10_7	I1_6	10_6	l1_5	10_5	l1_4	IC_ 4				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	T./W				
	SPR2 Reset /ai/ie. 1111 1111 (FF										
ISPR2					Rese	t value: 1111	1111 (FFh)				
ISPR2	6	5	4	3	Rese	t (aเงษ. 1111 1	1111 (FFh) 0				
	6 I0_11	5 I1_10	4 I0_10	3 I1_9							
7	1	1			219	1	0				
7 I1_11	10_11	l1_10	I0_10	I1_9	2 IC_9 R/W	1 I1_8	0 10_8 R/W				
7 I1_11 R/W	10_11	l1_10	I0_10	I1_9	2 IC_9 R/W	1 I1_8 R/W	0 10_8 R/W				
7 I1_11 R/W ISPR3	I0_11 R/W	I1_10 R/W	I0_10 R/W	I1_9 R/\ V	2 - I0_9 R/W	1 I1_8 R/W t value: 1111	0 I0_8 R/W 1111 (FFh)				

These four registars contain the interrupt software priority of each interrupt vector.

- Each interrupt vector (except reset and TRAP) has corresponding bits in those regit ters where its own software priority is stored. This correspondence is shown in Ta.1e 18.
- Each I1_x and I0_x bit value in the ISPRx registers has the same meaning as the I1 and I0 bits in the CC register.
- Level 0 can not be written $(11_x = 1, 10_x = 0)$. In this case, the previously stored value is kept. (example: previous = CFh, write = 64h, result = 44h)

Table 18. ISPRx interrupt vector correspondence

00501	 Level 0 can not be written (I1_x = 1 is kept. (example: previous = CFh, verified) 	, $10_x = 0$). In this case, the previously stored value write = 64h, result = 44h)
Ob	The reset, TRAP and MCES vectors have 11 and 10 bits of the CC register are both Table 18. ISPRx interrupt vector co	
000	Vector address	ISPRx bits
	FFFBh-FFFAh	I1_0 and I0_0 bits ⁽¹⁾
	FFF9h-FFF8h	I1_1 and I0_1 bits
	FFE1h-FFE0h	I1_13 and I0_13 bits

Bits in the ISPRx registers which correspond to the MCES can be read and written but they are not significant in the interrupt process management.

Caution:

If the 11_x and 10_x bits are modified while the interrupt x is executed the following behavior has to be considered: If the interrupt x is still pending (new interrupt or flag not cleared) and the new software priority is higher than the previous one, the interrupt x is re-entered. Otherwise, the software priority stays unchanged up to the next interrupt request (after the IRET of the interrupt x).

7.6 Interrupt instructions

Table 19. Dedicated interrupt instruction set⁽¹⁾

Instruction	New description	Function/example	l1	Н	10	N	Z	С
HALT	Entering Halt mode		1		0			
IRET	Interrupt routine return	Pop CC, A, X, PC	l1	Н	10	N	2	С
JRM	Jump if I1:0 = 11 (level 3)	I1:0 = 11 ?						
JRNM	Jump if I1:0 <> 11	I1:0 <> 11 ?			<u>)</u>			
Pop CC	Pop CC from the stack	Mem => CC)1	Q.	10	N	Z	С
RIM	Enable interrupt (level 0 set)	Load 10 in I1:0 of CC	1		0		/	,
SIM	Disable interrupt (level 3 set)	Load 11 in I1.0 cf CC	1	2	1			
TRAP	Software TRAP	Software i IMI	1,	O,	7 1			
WFI	Wait for interrupt	102	1		0			

^{1.} During the execution of an interrupt routine, the HALT, popCC, RIM, SIM and WFI instructions change the current software priority up to the next IPET instruction or one of the previously mentioned instructions.

7.7 External interrupts

The pending interrupts are cleared writing a different value in the ISx[1:0], IPA or IPB bits of the EICR.

Note:

External interrupts are masked when an I/O (configured as input interrupt) of the same incorpt vector is forced to $V_{\rm SS}$.

7.7.1 I/O port interrupt sensitivity

The external interrupt sensitivity is controlled by the IPA, IPB and ISxx bits of the EICR register (*Figure 20*). This control allows to have up to four fully independent external interrupt source sensitivities.


Each external interrupt source can be generated on four (or five) different events on the pin:

- Falling edge
- Rising edge
- Falling and rising edge
- Falling edge and low level
- Rising edge and high level (only for ei0 and ei2)

To guarantee correct functionality, the sensitivity bits in the EICR register can be modified only when the I1 and I0 bits of the CC register are both set to 1 (level 3).

577

Figure 20. External interrupt control bits



7.7.2 External interrupt control register (EICR)




Table 20. EICR register description

Bit	Name	Function
7:6	IS1[1:0]	Interrupt sensitivity (ei2 sensitivity) The interrupt sensitivity, defined using the IS1[1:0] bits, is applied to the 'ol'owing external interrupts: External interrupt ei2 (port C[3:2]): 00: External interrupt sensitivity = falling edge and low level (!f. 3 bit = 0) and rising edge and high level (IPB bit = 1) 01: External interrupt sensitivity = rising edge only (IPB bit = 0) and falling edge only (IPB bit = 1) 10: External interrupt sensitivity = falling edge only (IPB bit = 0) and rising edge only (IPB bit = 1) 11: External interrupt sensitivity = rising and falling edge (IPB bit = 0 and IPB bit = 1) External interrupt ei2 (port B[7:5]): 00: External interrupt sensitivity = rising edge and low level 01: External interrupt sensitivity = rising edge only 10: External interrupt sensitivity = falling edge only 11: External interrupt sensitivity = rising and falling edge These 2 bits can be written only when I1 and I0 of the CC register are both set to 1 (level 3).
5	IFB	Intal upt polarity (for port C) This bit is used to invert the sensitivity of port C[3:2] external interrupts. It can be se and cleared by software only when I1 and I0 of the CC register are both set to 1 (level 3). 0: No sensitivity inversion 1: Sensitivity inversion
4:3	IS2[1:0]	Interrupt sensitivity (ei1 sensitivity) The interrupt sensitivity, defined using the IS2[1:0] bits, is applied to the following external interrupts: External interrupt ei1 (port A3 and A5): 00: External interrupt sensitivity = falling edge and low level 01: External interrupt sensitivity = rising edge only 10: External interrupt sensitivity = falling edge only 11: External interrupt sensitivity = rising and falling edge

Table 20. EICR register description (continued)

Bit	Name	Function
2:1	IS3[1:0]	Interrupt sensitivity (ei0 sensitivity) The interrupt sensitivity, defined using the IS2[1:0] bits, is applied to the following external interrupts: External interrupt ei0 (port D[6:4]): 00: External interrupt sensitivity = falling edge and low level (IPA bit = 0) and rising edge and high level (IPA bit = 1) 01: External interrupt sensitivity = rising edge only (IPA bit = 0) and falling edge only (IPA bit = 1) 10: external interrupt sensitivity = falling edge only (IPA bit = 0) and rising edge only (IPA bit = 1) 11: external interrupt sensitivity = rising and falling edge (IPA bit = 0 and IP¹, bit = 1) External interrupt ei0 (port D[3:1]): 00: External interrupt sensitivity = falling edge and low level 01: External interrupt sensitivity = rising edge only 10: External interrupt sensitivity = falling edge only 11: External interrupt sensitivity = rising and falling cdg? These 2 bits can be written only when I1 and I0 of the CC register are both set to 1 (level 3).
0	IPA	Interrupt polarity (for port D) This bit is used to invert the sensitivity of port D [6:4] external interrupts. It can be set and cleared by software only when in and I0 of the CC register are both set to 1 (level 3). 0: No sensitivity inversion. 1: Sensitivity inversion.

7.8 Nested interrupts register map and reset values

Table 21. Ne sted interrupts register map and reset values

	Addres (Hex.)	Register label	7	6	5	4	3	2	1	0
١.٥	KO.	11/0	ei	i1	ei	0	MCC	+ SI	MC	ES
100016	0024h	ISPR0 Reset value	I1_3 1	I0_3 1	I1_2 1	I0_2 1	I1_1 1	I0_1 1	1	1
Ob			MTC	C/D	MTC	R/Z	MTC U/CL		ei2	
7/6	0025h	ISPR1 Reset value	l1_7 1	I0_7 1	I1_6 1	I0_6 1	I1_5 1	I0_5 1	I1_4 1	10_4 1
1050°			S	CI	Time	er B	Tim	er A	SI	기
Ob	0026h	ISPR2 Reset value	l1_11 1	I0_11 1	I1_10 1	I0_10 1	I1_9 1	I0_9 1	l1_8 1	I0_8 1
			,				PWN	IART	A۱	′D
	0027h	ISPR3 Reset value	I1_15 1	I0_15 1	I1_14 1	I0_14 1	I1_13 1	I0_13 1	I1_12 1	10_12 1
	0028h	EICR Reset value	IS11 0	IS10 0	IPB 0	IS21 0	IS20 0	IPA 0	0	0

577

7.9 **Interrupt addresses**

Table 22. Interrupt mapping

	Source block	Description	Register label	Priority order	Exit from HALT ⁽¹⁾	Address vector
	Reset	Reset	NI/A		Yes	FFFEh-FFFF
	TRAP	Software interrupt	N/A		No	FFFCh-FFFD
0	MCES	Motor control emergency stop or speed error interrupt	MISR MCRC	Highest	No	FFFAh-FFFBł
1 1	MCC/RTC CSS	Main clock controller time base interrupt Safe oscillator activation interrupt	MCCSR SICSR	priority I	Yes	FFF8h-FFF9l
2	ei0	External interrupt port			Yes	FF.76n-+F177h
3	ei1	External interrupt port	N/A		Yes	FFr4h-FFF5h
4	ei2	External interrupt port			es	FFF2h-FFF3h
5		Event U, current loop or sampling out	MISR/ MCONF	8	No	FFF0h-FFF1h
6	MTC	Event R or event Z	M'SK	8	No	FFEEh-FFEFI
7		Event C or event D	IVIST		No	FFECh-FFED
8	SPI	SPI peripheral interrupts	SHICSR	0	Yes	FFEAh-FFEB
9	Timer A	Timer A peripheral interrupts	TASR	0.	No	FFE8h-FFE9h
10	Timer B	Timer B peripheral interrupts	TBSR	+	No	FFE6h-FFE7h
11	LINSCI™	LINSCI™ peripheral int arr; ip 's	SCISR	Lowest	No	FFE4h-FFE5h
12	AVD/ADC	Auxiliary voltage defector interrupt ADC end ກໂດຍການຄວາມຄວາມຄວາມຄວາມຄວາມຄວາມຄວາມຄວາມຄວາມຄວາມ	SICSR ADCSR	priority	Yes	FFE2h-FFE3h
13	PWM ART	PWM AST overflow interrupt FWM ART input capture interrupts ive Halt modes except for the MCC/RTC or CS	ARTCSR ARTICCSR		No	FFE0h-FFE1

^{1.} Valid for Halt and Active Halt modes except for the MCC/RTC or CSS interrupt source which exits from Active Halt mode

8 **Power saving modes**

8.1 Introduction

To give a large measure of flexibility to the application in terms of power consumption, four main power saving modes are implemented in the ST7 (see Figure 21): Slow, Wait (Slow Wait), Active Halt and Halt.

After a reset the normal operating mode is selected by default (Run mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency divided or multiplied by 2 (f_{OSC2}).

From Run mode, the different power saving modes may be selected by setting the relevant register bits or by calling the specific ST7 software instruction whose action depends on the oscillator status.

Siow Wait Obsolete Product(s)
Obsolete Product(s) Slow Wait Active Halt

Halt

Power consumption

Figure 21. Power saving mode transitions

8.2 Slow mode

This mode has two targets:


- To reduce power consumption by decreasing the internal clock in the device,
- To adapt the internal clock frequency (f_{CPU}) to the available supply voltage.


SLOW mode is controlled by three bits in the MCCSR register: the SMS bit enables or disables SLOW mode and two CPx bits select the internal slow frequency (f_{CPU}).

In this mode, the master clock frequency (f_{OSC2}) can be divided by 2, 4, 8 or 16. The CPU and peripherals are clocked at this lower frequency (f_{CPU}).

Note:

Slow Wait mode is activated when entering the Wait mode while the device is already in Slow mode.





8.3 Wait mode


Wait mode places the MCU in a low power consumption mode by stopping the CPU.

This power saving mode is selected by calling the 'WFI' instruction.

All peripherals remain active. During Wait mode, the I[1:0] bits of the CC register are forced to '10', to enable all interrupts. All other registers and memory remain unchanged. The MCU remains in Wait mode until an interrupt or reset occurs, whereupon the program counter branches to the starting address of the interrupt or reset service routine.

The MCU remains in Wait mode until a reset or an interrupt occurs, causing it to wake up. Refer to Figure 23.





Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is

8.4 Active Halt and Halt modes

Active Halt and Halt modes are the two lowest power consumption modes of the MCU. They are both entered by executing the 'HALT' instruction. The decision to enter either in Active Halt or Halt mode is given by the MCC/RTC interrupt enable flag (OIE bit in MCCSR register).

Table 23. Active Halt and Halt power saving modes

MCCSR OIE bit	Power saving mode entered when HALT instruction is executed
0	Halt mode
1	Active Halt mode

8.4.1 Active Halt mode

Active Halt mode is the lowest power consumption mode of the MCU with a real time clock available. It is entered by executing the 'HALT' instruction when the OIF bit of the main clock controller status register (MCCSR) is set (see Section 6.6 on page 54 for more details on the MCCSR register).

The MCU can exit Active Halt mode on reception of eithe an MCC/RTC interrupt, a specific interrupt (see *Table 22: Interrupt mapping on page 70*) of a reset. When exiting Active Halt mode by means of an interrupt, no 256 or 4096 CPU cycle delay occurs. The CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see *Figure 25*).

When entering Active Halt mode, the '[1:0] bits in the CC register are forced to '10b' to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.


In Active Halt mode, only the main oscillator and its associated counter (MCC/RTC) are running to keep a wake-up time base. All other peripherals are not clocked except those which get their crock supply from another clock generator (such as external or auxiliary oscillator).

The safeguard against staying locked in Active Halt mode is provided by the oscillator interrupt.

Note:

As soon as the interrupt capability of one of the oscillators is selected (MCCSR.OIE bit set), entering Active Halt mode while the watchdog is active does not generate a reset. This means that the device cannot spend more than a defined delay in this power saving mode.

Figure 24. Active Halt timing overview



1. This delay occurs only if the MCU exits Active Halt mode by means of a reset.






Figure 25. TActive HALT mode flow-chart

- Peripherals clocked with an external clock source can still be active.
- Only the MCC/RTC interrupt and some specific interrupts can exit the MCU from Active Halt mode (such as external interrupt). Refer to Ta. 1/2 22 Interrupt mapping on page 70 for more details.
- and to Tank. The ant soft wave priority Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current soft were priority level of the interrupt routine and restored when the CC register is

8.4.2 Halt mode

The Halt mode is the lowest power consumption mode of the MCU. It is entered by executing the 'HALT' instruction when the OIE bit of the main clock controller status register (MCCSR) is cleared (see Section 6.6 on page 54 for more details on the MCCSR register).


The MCU can exit Halt mode on reception of either a specific interrupt (see *Table 22: Interrupt mapping on page 70*) or a reset. When exiting Halt mode by means of a reset or an interrupt, the oscillator is immediately turned on and the 256 or 4096 CPU cycle delay is used to stabilize the oscillator. After the start up delay, the CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see *Figure 27*).

When entering Halt mode, the I[1:0] bits in the CC register are forced to '10b'to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes up immediately.

In Halt mode, the main oscillator is turned off causing all internal processing to be stopped, including the operation of the on-chip peripherals. All peripherals are not clocked except the ones which get their clock supply from another clock generator (such as an external or auxiliary oscillator).

The compatibility of Watchdog operation with Halt mode is configured by the "WDGHALT" option bit of the option byte. The HALT instruction when executed while the Watchdog system is enabled, can generate a Watchdog RESET (see Section 14.1 on page 356 for more details).








Figure 27. Halt mode flowchart

- V.DGHALT is an option bit. See option byte section for more details.
- Peripherals clocked with an external clock source can still be active.
- Only some specific interrupts can exit the MCU from Halt mode (such as external interrupt). Refer to *Table 22: Interrupt mapping on page 70* for more details.
- 0050183. 4. 4. 6 Before servicing an interrupt, the CC register is pushed on the stack. The I[1:0] bits of the CC register are set to the current software priority level of the interrupt routine and recovered when the CC register is popped.

I/O ports 9

9.1 Introduction

The I/O ports offer different functional modes:

- transfer of data through digital inputs and outputs and for specific pins,
- external interrupt generation,
- alternate signal input/output for the on-chip peripherals.

An I/O port contains up to eight pins. Each pin can be programmed independently as digital input (with or without interrupt generation) or digital output.

9.2 **Functional description**

Each port has two main registers:

- Data register (DR)
- Data direction register (DDR)

and one optional register:

Option register (OR)

ing regis me Each I/O pin may be programmed using the corresponding register bits in the DDR and OR registers: Bit X corresponding to pin Y or the port. The same correspondence is used for the DR register.

The following description takes into account the OR register, (for specific ports which do not provide this register refer o Section 9.3: I/O port implementation). The generic I/O block diagram is shown in Figure 28.

9.2.1 Input modes

The injuraconfiguration is selected by clearing the corresponding DDR register bit. In this case, reading the DR register returns the digital value applied to the external I/O pin. L'in: ent input modes can be selected by software through the OR register.

Note:

- Writing the DR register modifies the latch value but does not affect the pin status.
- When switching from input to output mode, the DR register has to be written first to drive the correct level on the pin as soon as the port is configured as an output.
- Do not use read/modify/write instructions (BSET or BRES) to modify the DR register as this might corrupt the DR content for I/Os configured as input.

External interrupt function

When an I/O is configured as input with interrupt, an event on this I/O can generate an external interrupt request to the CPU.

Each pin can independently generate an interrupt request. The interrupt sensitivity is independently programmable using the sensitivity bits in the EICR register.

Each external interrupt vector is linked to a dedicated group of I/O port pins (see Section 2: Pin description and Section 7: Interrupts). If several input pins are selected simultaneously

as interrupt sources, these are first detected according to the sensitivity bits in the EICR register and then logically ORed.

The external interrupts are hardware interrupts, which means that the request latch (not accessible directly by the application) is automatically cleared when the corresponding interrupt vector is fetched. To clear an unwanted pending interrupt by software, the sensitivity bits in the EICR register must be modified.

9.2.2 **Output modes**

The output configuration is selected by setting the corresponding DDR register bit. In this case, writing the DR register applies this digital value to the I/O pin through the latch. Then reading the DR register returns the previously stored value.

Two different output modes can be selected by software through the OR register; output push-pull and open-drain.

DR register value and output pin status Table 24.

DR	Push-pull	O _i)en-drain
0	V _{SS}	V _{SS}
1	V_{DD}	Floating

9.2.3 Alternate functions

When an on-chip peripheral is configured to use a pin, the alternate function is automatically selected. This alternate function takes priority over the standard I/O programming.

When the signal is coming from an on-chip peripheral, the I/O pin is automatically configured in output move (push pull or open drain according to the peripheral).

When the signal is going to an on-chip peripheral, the I/O pin must be configured in input mode. In this case the pin state is also digitally readable by addressing the DR register.

Note:

eal input. Input ruil-uo configuration can cause unexpected value at the input of the alternate peripheral input. When an on-chip peripheral use a pin as input and output, this pin has to be configured in input floating mode.

Alternate output Register access P-buffer V_{DD} (see Table 25 below) 0 Pull-up (see Table 25 below) Alternate enable DR $V_{DD} \\$ DDR Pull-up condition Cad OR K If implemented Data bus OR SEL N-buffer Diodes (see Table 25 below) DDR SEL Analog input CMOS Schmitt DR SEL Alternate input External interrupt source (eix)

Figure 28. I/O port general block diagram


Table 25. "C port mode options

cO)	Configuration	D. II	Dhuffor	Diodes ⁽¹⁾		
Configuration mode		Pull-up	P-buffer	to V _{DD}	to V _{SS}	
Innut	Floating with/without interrupt	Off ⁽²⁾	Off			
Input	Pull-up with/without interrupt	On ⁽³⁾	Off	0.5		
250	Push-pull	Off ⁽²⁾	On	On	On	
Output	Open drain (logic level)		Off			
	True open drain	NI ⁽⁴⁾	NI ⁽⁴⁾	NI ⁽⁴⁾		

The diode to V_{DD} is not implemented in the true open drain pads. A local protection between the pad and V_{SS} is implemented to protect the device against positive stress.

- 2. Implemented not activated.
- 3. Implemented and activated.
- 4. Not implemented.

Table 26. I/O port configurations



^{1.} When the I/O port is in input configuration and the associated alternate function is enabled as an output, reading the DR register reads the alternate function output status.

Caution: The alternate function must not be activated as long as the pin is configured as input with interrupt, in order to avoid generating spurious interrupts.

When the I/O port is in output configuration and the associated alternate function is enabled as an input, the alternate function reads the pin status given by the DR register content.

Analog alternate function

When the pin is used as an ADC input, the I/O must be configured as floating input. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail which is connected to the ADC input.

It is recommended not to change the voltage level or loading on any port pin while conversion is in progress. Furthermore it is recommended not to have clocking pins located close to a selected analog pin.


Warning: The analog input voltage level must be within the limits stated in the absolute maximum ratings.

9.3 I/O port implementation

The hardware implementation on each I/O port depends on the settings in the DDR and OR registers and specific feature of the I/O port such as ADC Input or true open drain.

Switching these I/O ports from one state to another should be done in a sequence that prevents unwanted side effects. Recommended safe transitions are illustrated in *Figure 29*. Other transitions are potentially risky and should be avoided, since they are likely to present unwanted side-effects such as spurious interpret generation.

Figure 29. Interrupt I/O port state mansitions



3.4 Low power modes

Table 27. Effect of low power modes on I/O ports

Mode	Description
Wait	No effect on I/O ports. External interrupts cause the device to exit from Wait mode.
Halt	No effect on I/O ports. External interrupts cause the device to exit from Halt mode.

9.5 Interrupts

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR and OR registers and the interrupt mask in the CC register is not active (RIM instruction).

I/O port interrupt control/wake-up capability Table 28.

Interrupt event	Event flag	Enable control bit	Exit from WAIT	Exit from HALT
External interrupt on selected external event	-	DDRx, ORx	Y	es

9.5.1 I/O port implementation

The I/O port register configurations are summarized below.

Standard ports

Standard ports: PA4, PA2:0, PB5:0, PC7:4, PD7:6, FE5:0, PF5:0, PG7:0, Table 29. PH7:0

	Mode	DDR	OR
Floating input	-0/10	0	0
Pull-up input	2/15	0	1
Open drain output	0 *8	1	0
Push-pull output	76,	1	1

Interrupt ports

Interrup: ports with pull-up: PA6, PA3, PB6, PC3, PC1, PD5, PD4, PD2 Table 30.

Mode	DDR	OR
Floating input	0	0
ેં પા-up interrupt input	0	1
Open drain output	1	0
Push-pull output	1	1
Table 31. Interrupt ports without pull-up: PA7, PA5, PB	7, PC2, PC0, F	PD6, PD3, PD
Mode	DDR	OR
Floating input	0	0
Floating interrupt input	0	1

Interrupt ports without pull-up: PA7, PA5, PB7, PC2, PC0, PD6, PD3, PD

Mode	DDR	OR
Floating input	0	0
Floating interrupt input	0	1
Open drain output	1	0
Push-pull output	1	1

Table 32. Port configuration

Port	Pin name	Ir	put	Out	put
Port	Pili lialile	OR = 0	OR = 1	OR = 0	OR = 1
	PA7, PA5	Floating	Floating interrupt	Open drain	Push-pull
Port A	PA6, PA3		Pull-up interrupt	Open drain	Push-pull
	PA2:0		Pull-up	Open drain	Push-pull
	PB7		Floating interrupt	Open drain	Push-pull
Port B	PB6		Pull-up interrupt	Open drain	Push-pull
	PB5:0		Pull-up	Open drain	Push-pull
	PC7:4		Pull-up	Open drain	Puse pul
Port C	PC3, PC1		Pull-up interrupt	Open drain	Fusin-pull
	PC2, PC0		Floating interrupt	Open drain	Push-pull
	PD7, PD0		Pull-up	Operi c'rain	Push-pull
Port D	PD6, PD3, PD1		Floating interrupt	Coen drain	Push-pul
	PD5, PD4, PD2		Pull-up interrupt	Open drain	Push-pul
Port E	PE5:0		Pull-up	Open drain	Push-pul
Port F	PF5:0		Pull-up	Open drain	Push-pull
Port G	PG7:0		Pull-up	Open drain	Push-pull
Port H	PH7:0		Pull-up	Open drain	Push-pul
	PG7:0 PH7:0	ille,)0 ⁵⁰		

9.6 I/O port register map and reset values

Table 33. I/O port register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
Reset value of all I	O port registers	0	0	0	0	0	0	0	0
0000h	PADR								
0001h	PADDR	MSB							LSB
0002h	PAOR								
0003h	PBDR								
0004h	PBDDR	MSB							LSB
0005h	PBOR							x\ 5	b١
0006h	PCDR							2	
0007h	PCDDR	MSB					900		LSB
0008h	PCOR				0	10		.10	
0009h	PDDR			4	2		. (
000Ah	PDDDR	MSB					AD		LSB
000Bh	PDOR		c C			O	O		
000Ch	PEDR				- /				
000Dh	PEDDR	LISE,		~	S.				LSB
000Eh	PEOR			10,					
000Fh	PFDR		5	,					
0010h	PITL'D.R	MSB							LSB
0011h	PFOR	,							
0012h	PGDR C								
OCi3h	PGDDR	MSB							LSB
0014h	PGOR								
0015h	PHDR								
0016h 0017h	PHDDR	MSB							LSB
0017h	PHOR								

10 On-chip peripherals

10.1 Window watchdog (WWDG)

10.1.1 Introduction

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interference or by unforeseen logical conditions, which causes the application program to abandon its normal sequence. The watchdog circuit generates an MCU reset on expiry of a programmed time period, unless the program refreshes the contents of the downcounter before the T6 bit becomes cleared. An MCU reset is also generated if the 7-bit downcounter value (in the control register) is refreshed before the downcounter has reached the window register value. This implies that the counter me st be refreshed in a limited window.

10.1.2 Main features

- Programmable free-running downcounter
- Conditional reset
 - reset (if watchdog activated) when the downcounter value becomes less than 40h
 - reset (if watchdog activated) if the downcounter is reloaded outside the window (see Figure 33)
- Hardware/software watchdog ac ivation (selectable by option byte)
- Optional reset on HALT instruction (configurable by option byte).

10.1.3 Functional description:

The counter value stored in the WDGCR register (bits T[6:0]), is decremented every 16384 f_{OSC2} cycles (approx.), and the length of the timeout period can be programmed by the user in 64 increments.

If the witchdog is activated (the WDGA bit is set) and when the 7-bit downcounter (T[6:0] 'rits') rolls over from 40h to 3Fh (T6 becomes cleared), it initiates a reset cycle pulling low the reset pin for typically 30µs. If the software reloads the counter while the counter is greater than the value stored in the window register, then a reset is generated.




Figure 30. Watchdog block diagram

The application program must write in the WDGCR register at regular intervals during normal operation to prevent an MCU reset. This operation must occur only when the counter value is lower than the window register value. The value to be stored in the WDGCR register must be between 1 Fh and C0h (see *Figure 31*).

Enabling the watchdog

When software watchdog is selected (by option byte), the watchdog is disabled after a reset. It is enabled by setting the WDGA bit in the WDGCR register, then it cannot be disabled again except by a reset.

When hardware watchdog is selected (by option byte), the watchdog is always active and the WDGA bit is not used.

Controlling the downcounter

This downcounter is free-running and counts down even if the watchdog is disabled. When the watchdog is enabled, the T6 bit must be set to prevent generating an immediate reset.

The T[5:0] bits contain the number of increments which represent the time delay before the watchdog produces a reset (see *Figure 31: Approximate timeout duration*). The timing varies between a minimum and a maximum value due to the unknown status of the prescaler when writing to the WDGCR register (see *Figure 32*).

The window register (WDGWR) contains the high limit of the window: To prevent a reset, the downcounter must be reloaded when its value is lower than the window register value and greater than 3Fh. *Figure 33* describes the window watchdog process.

Note:

The T6 bit can be used to generate a software reset (the WDGA bit is set and the T6 bit is cleared).

Watchdog reset on HALT option

If the watchdog is activated and the watchdog reset on halt option is selected, then the HALT instruction generates a reset.

10.1.4 Using Halt mode with the watchdog

If Halt mode with watchdog is enabled by option byte (no watchdog reset on HALT instruction), it is recommended before executing the HALT instruction to refresh the WDG counter, to avoid an unexpected WDG reset immediately after waking up the microcontroller.

10.1.5 How to program the watchdog timeout

Figure 31 shows the linear relationship between the 6-bit value to be loaded in the watchdog counter (CNT) and the resulting timeout duration in milliseconds. This can be used for a quick calculation without taking the timing variations into account. If more precision is needed, use the formulae in Figure 32.

Caution:

When writing to the WDGCR register, always write 1 in the T6 bit to avoid generating an immediate reset.




Figure 31. Approximate timeout duration

Figure 32. Exact timeout duration (t_{min} and t_{max})

WHERE:

 $t_{min0} = (LSB + 128) \times 64 \times t_{OSC2}$

 t_{max0} = 16384 x t_{OSC2}

 t_{OSC2} = 125ns if f_{OSC2} = 8 MHz

CNT = value of T[5:0] bits in the WDGCR register (6 bits)

MSB and LSB are values from the table below depending on the timebase selected by the TB[1:0] bits in the MCCSR register

TB1 bit (MCCSR reg.)	TB0 bit (MCCSR reg.)	Selected MCCSR timebase	MSB	LSB
0	0	2ms	4	59
0	1	4ms	8	53
1	0	10ms	20	35
1	1	25ms	49	54

IF
$$CNT < \lceil \frac{MSB}{4} \rceil$$
 THEN $t_{min} = t_{min0} + 16384 \times CNT \times t_{osc2}$

ELSE
$$t_{min} = t_{min0} + \left[16384 \times \left(CNT - \left[\frac{4CNT}{MSB}\right]\right) + (192 + LSB) \times 64 \times \left[\frac{4CNT}{MSB}\right]\right] \times t_{color}$$

IF CNT
$$\leq \left[\frac{\text{MSB}}{4}\right]$$
 THEN $t_{\text{max}} = t_{\text{max}0} + 16384 \times \text{CN}^{T} \times t_{0.3622}$

To calculate the minimum watchdog timeout (
$$t_{min}$$
):

IF $_{CNT} < \left[\frac{MSB}{4}\right]$ THEN $t_{min} = t_{min0} + 16384 \times CNT \times t_{osc2}$

ELSE $t_{min} = t_{min0} + \left[16384 \times \left(CNT - \left[\frac{4CNT}{MSB}\right]\right) + (192 + LSB) \times 64 \times \left[\frac{4CNT}{MSB}\right]\right] \times t_{osc2}$

To calculate the maximum watchdog timeout (t_{max}):

IF $_{CNT} < \left[\frac{MSB}{4}\right]$ THEN $t_{max} = t_{max0} + 16384 \times CN^{T} \times t_{osc2}$

ELSE $t_{max} = t_{max0} + \left[16384 \times \left(CNT - \left[\frac{4CNT}{1^{T}S3}\right]\right) + (192 + LSB) \times 64 \times \left[\frac{4CNT}{MSB}\right]\right] \times t_{osc2}$

NOTE: In the above formulae, division results must be rounded down to the next integer value.

EXAMPLE: With 2ms time ou se ected in MCCSR register

Value of T'5: ກຸ່ ມ່າts in WDGCR register (Hex.)	Min. watchdog timeout (ms) t _{min}	Max. watchdog timeout (ms) t _{max}
00	1.496	2.048
3F	128	128.552




Figure 33. Window watchdog timing diagram

10.1.6 Low power modes

Table 34. Effect of low power modes on winc'o w watchdog

	Mode	Desc/iption				
	Slow	No effect on watchdog. The Jow างวเกter continues to decrement at normal speed.				
	Wait	No effect on watchdog. The downcounter continues to decrement.				
		OIE bit in MCCSR register	WDCHALT bit in colion byte	Obsolo		
Obsole	Hsite P	(000)	ci(S)	No watchdog reset is generated. The MCU enters Halt mode. The watchdog counter is decremented once and then stops counting and is no longer able to generate a watchdog reset until the MCU receives an external interrupt or a reset. If an interrupt is received (refer to <i>Table 22: Interrupt mapping</i> to see interrupts which can occur in Halt mode), the watchdog restarts counting after 256 or 4096 CPU clocks. If a reset is generated, the watchdog is disabled (reset state) unless hardware watchdog is selected by option byte. For application recommendations see <i>Section 10.1.8</i> below.		
16		0	1	A reset is generated instead of entering Halt mode.		
06501	Active Halt	1	х	No reset is generated. The MCU enters Active Halt mode. The watchdog counter is not decremented. It stops counting. When the MCU receives an oscillator interrupt or external interrupt, the watchdog restarts counting immediately. When the MCU receives a reset the watchdog restarts counting after 256 or 4096 CPU clocks.		

10.1.7 Hardware watchdog option

If Hardware watchdog is selected by option byte, the watchdog is always active and the WDGA bit in the WDGCR is not used. Refer to Section 14.1: Flash option bytes.

577

10.1.8 Using Halt mode with the watchdog (WDGHALT option)

If Halt mode is used when the watchdog is enabled, refresh the WDG counter before executing the HALT instruction to avoid an unexpected WDG reset immediately after waking up the microcontroller.

10.1.9 Watchdog interrupts

None.

10.1.10 Watchdog control register (WDGCR)




Table 35. WDGCR register description

Bit	Name	Function
7	WDGA	Activation bit This bit is set by software and cody cleared by hardware after a reset. When WDGA = 1, the watchdog con generate a reset. 0: Watchdog disabled 1: Watchdog enabled Note: This bit is not used if the hardware watchdog option is enabled by option byte.
6:0	T[6:0]	7-bit counter (MSB to LSB) Those bits contain the value of the watchdog counter. It is decremented every 16384 f _{OSC2} cycles (approx). A reset is produced when it rolls over from 40h to 3Fh (T6 becomes cleared).

Watchdog window register (WDGWR)




Table 36. WDGWR register description

Bit	Name	Function					
7	-	Reserved, must be kept cleared					
6:0	W[6:0]	7-bit window value These bits contain the window value to be compared to the downcounter.					

10.1.12 Watchdog timer register map and reset values

Table 37. Watchdog timer register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
002Ah	WDGCR Reset value	WDGA 0	T6 1	T5 1	T4 1	T3 1	T2 1	T1 1	T0 1
002Bh	WDGWR Reset value	0	W6 1	W5 1	W4 1	W3 1	W2 1	W1 1	W0 1

PWM auto-reload timer (ART) 10.2

10.2.1 Introduction

The pulse width modulated auto-reload timer on-chip peripheral consists of an 8-bit auto reload counter with compare/capture capabilities and of a 7-bit presoner clock source.

These resources allow five possible operating modes:

- Generation of up to 4 independent PWM signals
- Output compare and time base interrupt
- Up to 2 input capture functions
- External event detector
- Up to 2 external interrupt sources

De visec de la value up The three first modes can be used together with a single counter frequency.

The timer can be used to wake up the MCU from Wait and Halt modes.




Figure 34. PWM auto-reload timer block diagram

10.2.2 Functional description

Counter

The free running 8-bit counter is fed by the output of the prescaler, and is incremented on every rising edge of the clock signal.

It is possible to read or write the contents of the counter on the fly by reading or writing the counter access register (ARTCAR).

When a counter overflow occurs, the counter is automatically reloaded with the contents of the auto-reload register (ARTARR). The prescaler is not affected.

Counter clock and prescaler

The counter clock frequency is given by:

$$f_{COUNTER} = f_{INPUT}/2^{CC[2:0]}$$

The timer counter's input clock (f_{INPUT}) feeds the 7-bit programmable proscaler, which selects one of the eight available taps of the prescaler, as defined by $C_2^2(2:0]$ bits in the ARTCSR. Thus the division factor of the prescaler can be set to 2^n (where n = 0, 1,7).

This f_{INPUT} frequency source is selected through the EXCL bit of the ARTCSR register and can be either the f_{CPLI} or an external input frequency f_{TAT} .

The clock input to the counter is enabled by the TCE (timer counter enable) bit in the ARTCSR register. When TCE is reset, the counter is stopped and the prescaler and counter contents are frozen. When TCE is set, the counter runs at the rate of the selected clock source.

Counter and prescaler initialization

After reset, the counter and the prescaler are cleared and f_{INPUT} = f_{CPU}.

The counter can be initialized by:

- Writing to the ARTARR register and then setting the FCRL (force counter re-load) and the CC (timer counter enable) bits in the ARTCSR register.
- Writing to the ARTCAR counter access register,

In both cases the 7-bit prescaler is also cleared, whereupon counting starts from a known value.

Direct access to the prescaler is not possible.

Output compare control

The timer compare function is based on four different comparisons with the counter (one for each PWMx output). Each comparison is made between the counter value and an output compare register (OCRx) value. This OCRx register can not be accessed directly, it is loaded from the duty cycle register (PWMDCRx) at each overflow of the counter.

This double buffering method avoids glitch generation when changing the duty cycle on the fly.

Ohar.

fCOUNTER Counter FDh FEh FFh FDh FEh FFh FDh FEh FFh FDh **OCR**x FEh **PWMDCRx** FDh FEh **PWMx**

Figure 35. Output compare control

Independent PWM signal generation

This mode allows up to four pulse width modulated signals to be generated on the PWVix output pins with minimum core processing overhead. This function is stopped during Halt mode.

Each PWMx output signal can be selected independently using the corresponding OEx bit in the PWM Control register (PWMCR). When this bit is set, the corresponding VO pin is configured as output pushpull alternate function.

The PWM signals all have the same frequency which is controlled by the counter period and the ARTARR register value.

 $f_{PWM} = f_{COUNTER}/(256 - ARTARR)$

When a counter overflow occurs, the PWMx pin level is changed depending on the corresponding OPx (output polarity) bit in the PWMCR register. When the counter reaches the value contained in one of the output compare register (OCRx) the corresponding PWMx pin level is restored.

It should be noted that the resolution of the duty cycle of the PWM output signal. To chain a signal on a PWMx pin, the contents of the OCRx register must be greater than the contents of the ARTARR register.

The maximum available resolution for the PWMx duty cycle is:

Resolution = 1/(256 - ARTARR)

No e: To get the maximum resolution (1/256), the ARTARR register must be 0. With this maximum resolution, 0% and 100% can be obtained by changing the polarity.





Figure 36. PWM auto-reload timer function

Figure 37. PWM signal from 0% to 100% duty cycle



Output con pare and time base interrupt

On overflow, the OVF flag of the ARTCSR register is set and an overflow interrupt request is generated if the overflow interrupt enable bit, OIE, in the ARTCSR register, is set. The OVF flag must be reset by the user software. This interrupt can be used as a time base in the application.

External clock and event detector mode

Using the f_{EXT} external prescaler input clock, the auto-reload timer can be used as an external clock event detector. In this mode, the ARTARR register is used to select the n_{EVENT} number of events to be counted before setting the OVF flag.

 $n_{EVENT} = 256 - ARTARR$

Caution:

The external clock function is not available in Halt mode. If Halt mode is used in the application, prior to executing the HALT instruction, the counter must be disabled by clearing the TCE bit in the ARTCSR register to avoid spurious counter increments.




Figure 38. External event detector example (3 counts)

Input capture function

This mode allows the measurement of external signal pulse widths through ARTICRx registers.

Each input capture can generate an interrupt incler endently on a selected input signal transition. This event is flagged by a set of the corresponding CFx bits of the input capture control/status register (ARTICCSR).

These input capture interrupts are enabled through the CIEx bits of the ARTICCSR register.

The active transition (falling or its ing edge) is software programmable through the CSx bits of the ARTICCSR register.

The read only input capture registers (ARTICRx) are used to latch the auto-reload counter value when a transition is detected on the ARTICx pin (CFx bit set in ARTICCSR register). After forcing the interrupt vector, the CFx flags can be read to identify the interrupt source.

Note: After a capture detection, data transfer in the ARTICRx register is inhibited until it is read (Searing the CFx bit).

The timer interrupt remains pending while the CFx flag is set when the interrupt is enabled (CIEx bit set). This means, the ARTICRx register has to be read at each capture event to clear the CFx flag.

The timing resolution is given by auto-reload counter cycle time (1/f_{COUNTER}).

During Halt mode, if both input capture and external clock are enabled, the ARTICRx register value is not guaranteed if the input capture pin and the external clock change simultaneously.

57

Note:


External interrupt capability

This mode allows the Input capture capabilities to be used as external interrupt sources. The interrupts are generated on the edge of the ARTICx signal.

The edge sensitivity of the external interrupts is programmable (CSx bit of ARTICCSR register) and they are independently enabled through CIEx bits of the ARTICCSR register. After fetching the interrupt vector, the CFx flags can be read to identify the interrupt source.

During Halt mode, the external interrupts can be used to wake up the micro (if the CIEx bit is set).

Figure 39. Input capture timing diagram



10.2.3 PWM ART registers

ART control/status register (ARTCSR)

ARTCSR	41/10	\bigcirc	Rese	et value: 0000	0000 (00h)
7	6 5	4 3	2	1	0
EXCI	CC[2:0]	TCE	FCRL	OIE	OVF
S S S S S S S S S S S S S S S S S S S	R/W	R/W	RO	R/W	R/W
ObsileteP					
Obsor					

Table 38. ARTCSR register description

	Bit	e 38. Name	Function
	7	EXCL	External clock This bit is set and cleared by software. It selects the input clock for the 7-bit prescaler. 0: CPU clock 1: External clock
	6:4	CC[2:0]	Counter clock control These bits are set and cleared by software. They determine the prescaler division ratio from f _{INPUT} : 000: Prescaler division ratio from f _{INPUT} = f _{INPUT} (f _{COUNTER}) and 8 MHz (with f _{INPUT} = 8 MHz) 001: Prescaler division ratio from f _{INPUT} = f _{INPUT} /2 (f _{COUNTER}) and 4 MHz (with f _{INPUT} = 8 MHz) 010: Prescaler division ratio from f _{INPUT} = f _{INPUT} /4 (f _{COUNTER}) and 2 MHz (with f _{INPUT} = 8 MHz) 011: Prescaler division ratio from f _{INPUT} = f _{INPUT} /8 (f _{CO' INTER}) and 1 MHz (with f _{INPUT} = 8 MHz) 100: Prescaler division ratio from f _{INPUT} = f _{INPUT} /16 (f _{COUNTER}) and 500 kHz (with f _{INPUT} = 8 MHz) 101: Prescaler division ratio from f _{INPUT} = f _{INPUT} /32 (f _{COUNTER}) and 250 kHz (with f _{INPUT} = 8 MHz) 110: Prescaler division ratio from f _{INPUT} = f _{INPUT} /64 (f _{COUNTER}) and 125 kHz (with f _{INPUT} = 8 MHz) 111: Prescaler division ratio from f _{INPUT} = f _{INPUT} /128 (f _{COUNTER}) and 62.5 kHz (with f _{INPUT} = 8 MHz)
	3	TCE	Timer counter enable This hit is ระt and cleared by software. It puts the timer in the lowest power cr กรนกาจที่เอก mode. ปะ Counter stopped (prescaler and counter frozen) 1: Counter running
1050/E	16	FCRL	Force counter reload This bit is write-only and any attempt to read it yields a logical zero. When set, it causes the contents of ARTARR register to be loaded into the counter, and the content of the prescaler register to be cleared in order to initialize the timer before starting to count.
Obsole	31	OIE	Overflow interrupt enable This bit is set and cleared by software. It allows to enable/disable the interrupt which is generated when the OVF bit (bit 0) is set. 0: Overflow interrupt disable 1: Overflow interrupt enable
Ox	0	OVF	Overflow flag This bit is set by hardware and cleared by software reading the ARTCSR register. It indicates the transition of the counter from FFh to the ARTARR value. 0: New transition not yet reached 1: Transition reached

ART counter access register (ARTCAR)




Table 39. **ARTCAR** register description

Е	Bit	Name	Function
7	:0	CA[7:0]	Counter access data These bits can be set and cleared either by hardware or by software. The ARTCAR register is used to read or write the auto-reload counter 'on the fly' (wh 'e it is counting).

Auto-reload register (ARTARR)




Table 40. ARTARR register description

Bit	Name	Function
0050187.0	AR[7:0]	Counter auto-relead data These has are set and cleared by software. They are used to hold the auto-reload value which is automatically loaded in the counter when an overflow occurs. At the same time, the PWM output levels are changed according to the corresponding OPx bit in the PWMCR register. This register has two PWM management functions: Adjusting the PWM frequency Setting the PWM duty cycle resolution See below for PWM frequency versus resolution: fpwm min/max (~0.244 kHz/31.25 kHz) = resolution (8-bit): ARTARR value 0 fpwm min/max (~0.244 kHz/62.5 kHz) = resolution (> 7-bit): ARTARR value 0127 fpwm min/max (~0.488 kHz/125 kHz) = resolution (> 6-bit): ARTARR value 128191 fpwm min/max (~0.977 kHz/250 kHz) = resolution (> 5-bit): ARTARR value 192223 fpwm min/max (~1.953 kHz/500 kHz) = resolution (> 4-bit): ARTARR value 224239
O/OS PW	M cont	rol register (PWMCR)
		- · · · · · · · · · · · · · · · · · · ·

PWM control register (PWMCR)




Table 41. **PWMCR** register description

Bit	Name	Function
7:4	OE[3:0]	PWM output enable These bits are set and cleared by software. They enable or disable the PWM output channels independently acting on the corresponding I/O pin. 0: PWM output disabled 1: PWM output enabled
3:0	OP[3:0]	PWM output polarity These bits are set and cleared by software. They independently select the polarity of the four PWM output signals (see <i>Table 42</i>).

Table 42. PWM output signal polarity selection

PWMx ou	utput level	
Counter ≤ OCRx	Counter > OCRx	
1	0 0	
0	1 1	

^{1.} When an OPx bit is modified, the PWMx output signal polarity is immediately reversed.

PWM duty cycle registers (PWMDCRx)

PWMDCRx Reset value: 0000 0000 (00h) 7 6 5 0 DC[7:0]

Table 43. PV/MCCRx register description

	Bit	Maini		15		Function			
Obsole	7:0	DC[7:0]	Duty cycle data These bits are set and cleared by software. A PWMDCRx register is associated with the OCRx register of each PWM channel to determine the second edge location of the PWM signal (the first edge location is common to all channels and given by the ARTARR register). These PWMDCR registers allow the duty cycle to be set independently for each PWM channel.						
2/6	ART	Γ input o	capture o	control/st	atus regis	ter (ARTIC	CSR)		
anso.	ART	ICCSR					Rese	et value: 0000	0000 (00h)
Ob		7	6	5	4	3	2	1	0

ART input capture control/status register (ARTICCSR)




Table 44. ARTICCSR register description

Bit	Name	Function
7:6	-	Reserved, must be kept cleared.
5:4	CS[2:1]	Capture sensitivity These bits are set and cleared by software. They determine the trigger event polarity on the corresponding input capture channel. 0: Falling edge triggers capture on channel x 1: Rising edge triggers capture on channel x
3:2	CIE[2:1]	Capture interrupt enable These bits are set and cleared by software. They enable or disable the input capture channel interrupts independently. 0: Input capture channel x interrupt disabled 1: Input capture channel x interrupt enabled
1:0	CF[2:1]	Capture flag These bits are set by hardware and cleared by software reacting the corresponding ARTICRx register. Each CFx bit indicates that an input capture x has occurred. 0: No input capture on channel x 1: An input capture has occurred on channel x

ART input capture registers (ARTICRx)




Table 45. ARTICR x register description

Bit	Name	Function
	IC[7:0]	Input capture data These read-only bits are set and cleared by hardware. An ARTICRx register contains the 8-bit auto-reload counter value transferred by the input capture channel x event.
Obsolete	PI	
Obsole		

577

PWM auto-reload timer register map and reset values

Table 46. PWM auto-reload timer register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	1	0
0074h	PWMDCR3 Reset value	DC7 0	DC6 0	DC5 0	DC4 0	DC3 0	DC2 0	DC1 0	DC0 0
0075h	PWMDCR2 Reset value	DC7 0	DC6 0	DC5 0	DC4 0	DC3 0	DC2 0	DC1 0	DC0 0
0076h	PWMDCR1 Reset value	DC7 0	DC6 0	DC5 0	DC4 0	DC3 0	DC2 0	DC1 0	DC0 0
0077h	PWMDCR0 Reset value	DC7 0	DC6 0	DC5 0	DC4 0	DC3 0	DC2 0	DC1	DC0 0
0078h	PWMCR Reset value	OE3 0	OE2 0	OE1 0	OE0 0	OP3 0	OP2 0	ว⊦¹1 0	OP0 0
0079h	ARTCSR Reset value	EXCL 0	CC2 0	CC1 0	CC0 0	TCF 0	Fi`RL 0	OIE 0	OVF 0
007Ah	ARTCAR Reset value	CA7 0	CA6 0	CA5 0	CA4	CA3 0	CA2 0	CA1 0	CA0 0
007Bh	ARTARR Reset value	AR7 0	AR6 0	Al'3	AR4 0	AR3 0	AR2 0	AR1 0	AR0 0
007Ch	ARTICCSR Reset value	1	0	CS2 0	CS1 0	CIE2 0	CIE1 0	CF2 0	CF1 0
007Dh	ARTICR1 Reset value	IC7 0	IC6 0	IC5 0	IC4 0	IC3 0	IC2 0	IC1 0	IC0 0
007Eh	ARTICP2	IC7 0	IC6 0	IC5 0	IC4 0	IC3 0	IC2 0	IC1 0	IC0 0
te Pro	ARTICP2 Reset value ARTICP2 Reset value								

10.3 16-bit timer

10.3.1 Introduction

The timer consists of a 16-bit free-running counter driven by a programmable prescaler.

It may be used for a variety of purposes, including pulse length measurement of up to two input signals (input capture) or generation of up to two output waveforms (output compare and PWM).

Pulse lengths and waveform periods can be modulated from a few microseconds to several milliseconds using the timer prescaler and the CPU clock prescaler.

Some devices of the ST7 family have two on-chip 16-bit timers. They are completely independent, and do not share any resources. They are synchronized after a device reset as long as the timer clock frequencies are not modified.

This description covers one or two 16-bit timers. In the devices with two timers, register names are prefixed with TA (timer A) or TB (timer B).

10.3.2 Main features

- Programmable prescaler: f_{CPU} divided by 2, 4 or &
- Overflow status flag and maskable interrupt
- External clock input (must be at least 4 times slower than the CPU clock speed) with the choice of active edge olete
- Output compare functions with
 - 2 dedicated 16-bit registers
 - 2 dedicated programmable signals
 - 2 dedicated status flags
 - 1 dedica เจด maskable interrupt
- Input capture runctions with
 - 2 dedicated 16-bit registers
 - 2 dedicated active edge selection signals
 - 2 dedicated status flags
 - 1 dedicated maskable interrupt
- Pulse width modulation mode (PWM)
- One pulse mode
- Reduced power mode
- 5 alternate functions on I/O ports (ICAP1, ICAP2, OCMP1, OCMP2, EXTCLK)

Some timer pins may not be available (not bonded) in some devices. Refer to Table 2: Device pin description on page 23.

The block diagram is shown in *Figure 40*.

When reading an input signal on a non-bonded pin, the value is always '1'.

10.3.3 Functional description

Counter

The main block of the programmable timer is a 16-bit free running upcounter and its associated 16-bit registers. The 16-bit registers are made up of two 8-bit registers called high and low.

Counter register (CR)

- Counter high register (CHR) is the most significant byte (MSB).
- Counter low register (CLR) is the least significant byte (LSB).

Alternate counter register (ACR)


- Alternate counter high register (ACHR) is the MSB.
- Alternate counter low register (ACLR) is the LSB.

These two read-only 16-bit registers contain the same value but with the difference that reading the ACLR register does not clear the TOF bit (timer overflow flag), located in the status register, (SR), (see 16-bit read sequence (from either the counter register or the alternate counter register) on page 107).

Writing in the CLR register or ACLR register resets the free running counter to the FFFCh value. Both counters have a reset value of FFFCh (this is the only value which is reloaded in the 16-bit timer). The reset value of both counters is also FFFCh in One Pulse mode and PWM mode.

The timer clock depends on the clock control bits of the CR2 register, as illustrated in *Table 51*. The value in the counter register repeats every 131 072, 262 144 or 524 288 CPU clock cycles depending on the CC[1:0] bits. The timer frequency can be f_{CPU}/2, f_{CPU}/4, f_{CPU}/8 or an external frequency.

Figure 40. Timer block diagram




1. If IC, OC and TO interrupt requests have separate vectors then the last OR is not present (see Table 22: Interrupt mapping)

577

16-bit read sequence (from either the counter register or the alternate counter register)

Figure 41. 16-bit read sequence



The user must read the MSB first, then the LSB value is buffered automatically.

This buffered value remains unchanged until the 16-bit read sequence is completed, even if the user reads the MSB several times.

After a complete reading sequence, if only the CLR register or ACLR register are read, they return the LSB of the count value at the time of the read.

Whatever the timer mode used (input capture, output compare, one pulse mode or PWM mode) an overflow occurs when the counter rolls cvar from FFFFh to 0000h then:

- The TOF bit of the SR register is set
- A timer interrupt is generated if:
 - TOIE bit of the CR1 register is set and
 - I bit of the CC register is cleared.

If one of these conditions is false, the interrupt remains pending to be issued as soon as they are both true.

Clearing the overflow interrupt request is done in two steps:

- Reading the SR register while the TOF bit is set.
- 2. An access (read or write) to the CLR register.

Note:

The TOF bit is not cleared by accesses to ACLR register. The advantage of accessing the ACLR register rather than the CLR register is that it allows simultaneous use of the overflow function and reading the free running counter at random times (for example, to measure elapsed time) without the risk of clearing the TOF bit erroneously.

The timer is not affected by Wait mode.

In Halt mode, the counter stops counting until the mode is exited. Counting then resumes from the previous count (device awakened by an interrupt) or from the reset count (device awakened by a reset).

External clock

The external clock (where available) is selected if CC0 = 1 and CC1 = 1 in CR2 register.

The status of the EXEDG bit in the CR2 register determines the type of level transition on the external clock pin EXTCLK that triggers the free running counter.

The counter is synchronized with the falling edge of the internal CPU clock.

A minimum of four falling edges of the CPU clock must occur between two consecutive active edges of the external clock; thus the external clock frequency must be less than a quarter of the CPU clock frequency.

Figure 42. Counter timing diagram, internal clock divided by 2




Figure 43. Counter timing diagram, internal clock divided by





Figure 44. Counter timing diagram, internal clock divided by 8



Note:

The device is in reset state when the internal reset signal is high, when it is low the device is running.

Input capture

In this section, the index, *i*, may be 1 or 2 because there are two input capture functions in the 16-bit timer.

The two input capture 16-bit registers (IC1R and IC2R) are used to latch the value of the free-running counter after a transition detected by the ICAP*i* pin (see below).

	MSB	LSB
ICiR	IC <i>i</i> HR	IC <i>i</i> LR

ICiR register is a read-only register.

The active transition is software programmable through the IEDG*i* bit of control registers (CR*i*).

Timing resolution is one count of the free running counter: (f_{CPU}/CC[1:0]).

Procedure

To use the input capture function, select the following in the CR? register:

- Select the timer clock (CC[1:0]) (see).
- Select the edge of the active transition on the ICAL 2 pin with the IEDG2 bit (the ICAP2 pin must be configured as floating input).

Select the following in the CR1 register:

- Set the ICIE bit to generate an interrupt after an input capture coming from either the ICAP1 pin or the ICAP2 pin
- Select the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1pin must be configured as floating input).

When an input captur a occurs:

- The ICFi bit is set
- The ICiR register contains the value of the free running counter on the active transition on the ICAPi pin (see Figure 46).
- A timer interrupt is generated if the ICIE bit is set and the I bit is cleared in the CC register. Otherwise, the interrupt remains pending until both conditions become true.

Clearing the input capture interrupt request (that is, clearing the ICF*i* bit) is done in two steps:

- 1. By reading the SR register while the ICF*i* bit is set.
- 2. By accessing (reading or writing) the ICiLR register.
- Note: 1 After reading the ICiHR register, transfer of input capture data is inhibited and ICFi is never set until the ICiLR register is also read.
 - 2 The ICiR register contains the free running counter value which corresponds to the most recent input capture.
 - 3 The two input capture functions can be used together even if the timer also uses the two output compare functions.
 - 4 In One Pulse mode and PWM mode only the input capture 2 can be used.
 - The alternate inputs (ICAP1 and ICAP2) are always directly connected to the timer. So any transitions on these pins activate the input capture function. Moreover if one of the ICAPi pin is configured as an input and the second one as an output, an interrupt can be generated if

- the user toggle the output pin and if the ICIE bit is set. This can be avoided if the input capture function i is disabled by reading the ICiHR (see note 1).
- 6 The TOF bit can be used with interrupt in order to measure event that go beyond the timer range (FFFFh).

Figure 45. Input capture block diagram





Figure 46. Input capture timing diagram



- 1. The active edge is the rising edge.
- 2. The time between an event on the ICAPi pin and the appearance of the corresponding flag is from 2 to 3 CPU clock cycles. This depends on the moment when the ICAP event happens relative to the timer clock.

Output compare

In this section, the index, i, may be 1 or 2 because there are two output compare functions in the 16-bit timer.

This function can be used to control an output waveform or indicate when a period of time has elapsed.

When a match is found between the output compare register and the free running counter, the output compare function:

- Assigns pins with a programmable value if the OCIE bit is set
- Sets a flag in the status register
- Generates an interrupt if enabled

Two 16-bit registers output compare register 1 (OC1R) and output compare register 2 (OC2R) contain the value to be compared to the counter register each timer clock cycle.

	MSB	L9'5
OC <i>i</i> R	oc <i>i</i> hr	OC <i>i</i> LR

These registers are readable and writable and are not affected by the timer hardware. A reset event changes the OCiR value to 8000h.

Timing resolution is one count of the free running overicer: (f_{CPU/CC[1:0]})

Procedure:

To use the output compare function, select the following in the CR2 register:

- Set the OC/E bit if an output is needed then the OCMP/ pin is dedicated to the output compare *i* signal.
- Select the timer clock (CC[1:0]) (see Table 51).

In the CR1 register celect the following:

- Select the OLVLi bit to be applied to the OCMPi pins after the match occurs.
- Set the OCIE bit to generate an interrupt if it is needed.

When a match is found between OCRi register and CR register:

- Set the OCFi bit.
- The OCMPi pin takes OLVLi bit value (OCMPi pin latch is forced low during reset).
- Opsulete A timer interrupt is generated if the OCIE bit is set in the CR2 register and the I bit is cleared in the CC register (CC).

The OC/R register value required for a specific timing application can be calculated using the following formula:

Equation 1

$$\Delta \text{ OC} iR = \frac{\Delta t * f_{CPU}}{PRESC}$$

Where:

 $\Delta t =$ output compare period (in seconds)

CPU clock frequency (in hertz) $f_{CPU} =$

timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see Table 51) PRESC = te broducile,

If the timer clock is an external clock, the formula is:

Equation 2

$$\Delta \text{ OC}_i R = \Delta t * f_{EXT}$$

Where:

output compare period (in seconds) $\Delta t =$

external timer clock frequency (in pertz) $f_{FXT} =$

Clearing the output compare interrup' recuest (that is, clearing the OCFi bit) is done by:

- Reading the SR register while the SCFi bit is set.
- Accessing (reading or writing) the OCiLR register.

The following procedure is recommended to prevent the OCFi bit from being set between the time it is read and the time it is written to the OCiR register:

- Write to the C'CiHR register (further compares are inhibited).
- Read the SR register (first step in the clearance of the OCFi bit, which may be already
- Write to the OC/LR register (enables the output compare function and clears the OCFi bit).

After a processor write cycle to the OCiHR register, the output compare function is inhibited until the OCiLR register is also written.


- If the OCiE bit is not set, the OCMPi pin is a general I/O port and the OLVLi bit does not appear when a match is found but an interrupt could be generated if the OCIE bit is set.
- In both internal and external clock modes, OCFi and OCMPi are set while the counter value equals the OCiR register value (see Figure 48 for an example with f_{CPI}/2 and Figure 49 for an example with $f_{CPL}/4$). This behavior is the same in OPM or PWM mode.
- The output compare functions can be used both for generating external events on the OCMPi pins even if the input capture mode is also used.
- The value in the 16-bit OCiR register and the OLVi bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout.

Forced compare output capability


When the FOLVi bit is set by software, the OLVLi bit is copied to the OCMPi pin. The OLVi bit has to be toggled in order to toggle the OCMPi pin when it is enabled (OCiE bit = 1). The OCFi bit is then not set by hardware, and thus no interrupt request is generated.

FOLVL*i* bits have no effect in both one pulse mode and PWM mode.

Figure 47. Output compare block diagram










Figure 49. Output compare timing diagram, f_{TIMER} = f_{CPU}/4

One pulse mode


One pulse mode enables the generation of a pulse when an external event occurs. This mode is selected via the OPM bit in the CR2 register.

The one pulse mode uses the input capture1 function and the output compare1 function.

Procedure

- Load the OC1R register with the value corresponding to the length of the pulse (see Equation 3 below).
- Select the following in the CR7 register:
 - Using the OLVL I bit, select the level to be applied to the OCMP1 pin after the pulse.
 - Using the CLV-2 bit, select the level to be applied to the OCMP1 pin during the pulse.
 - Season the edge of the active transition on the ICAP1 pin with the IEDG1 bit (the ICAP1 pin must be configured as floating input).
- Select the following in the CR2 register:
- Obsolete (Set the OC1E bit, the OCMP1 pin is then dedicated to the output compare 1 function.
 - Set the OPM bit.
 - Select the timer clock CC[1:0] (see Table 51).

Figure 50. One pulse mode sequence



When a valid event occurs on the ICAP1 pin, the counter value is loaded in the ICR1 register. The counter is then initialized to FFFCh, the OLVL2 bit is output on the CCivit 1 pin and the ICF1 bit is set.

Because the ICF1 bit is set when an active edge occurs, an interrupt can be generated if the ICIE bit is set.

Clearing the input capture interrupt request (that is, clearing the ICFi bit) is done in two steps:

- 1. Reading the SR register while the ICFi bit is set.
- 2. Accessing (reading or writing) the IC/LR regis er.

The OC1R register value required for a specific timing application can be calculated using the following formula:

Equation 3

$$OCiR \text{ value} = \frac{t \cdot f_{CPU}}{PRESC} - 5$$

Where:

t = 🌎 p:ประ period (in seconds)

f_{CPU} = CPU clock frequency (in hertz)

PASSC = timer prescaler factor (2, 4 or 8 depending on the CC[1:0] bits, see *Table 51*)

If the timer clock is an external clock the formula is:

Equation 4

$$OCiR = t * f_{EXT} - 5$$

Where:

t = pulse period (in seconds)


 $f_{EXT} =$ external timer clock frequency (in hertz)

When the value of the counter is equal to the value of the contents of the OC1R register, the OLVL1 bit is output on the OCMP1 pin, (see *Figure 51*).

Note: 1 The OCF1 bit cannot be set by hardware in one pulse mode but the OCF2 bit can generate an output compare interrupt.


- When the pulse width modulation (PWM) and one pulse mode (OPM) bits are both set, the PWM mode is the only active one.
- 3 If OLVL1 = OLVL2 a continuous signal is seen on the OCMP1 pin.
- 4 The ICAP1 pin can not be used to perform input capture. The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each time a valid edge occurs on the ICAP1 pin and ICF1 can also generates interrupt if ICIE is set.
- When one pulse mode is used OC1R is dedicated to this mode. Nevertheless OC2R and OCF2 can be used to indicate a period of time has been elapsed but cannot generate an output waveform because the level OLVL2 is dedicated to the one pulse mode.

Figure 51. One pulse mode timing example



1. IEDG1 = 1, OC1R = 2ED0h, OLVL1 = 0, OLVL2 = 1

Figure 52. Pulse widt. incoulation mode timing example



1. OC1R = 2ED0h, OC2R = 34E2, OLVL1 = 0, OLVL2 = 1

Pulse width modulation mode

Pulse width modulation (PWM) mode enables the generation of a signal with a frequency and pulse length determined by the value of the OC1R and OC2R registers.

Pulse width modulation mode uses the complete output compare 1 function plus the OC2R register, and so this functionality can not be used when PWM mode is activated.

In PWM mode, double buffering is implemented on the output compare registers. Any new values written in the OC1R and OC2R registers are loaded in their respective shadow registers (double buffer) only at the end of the PWM period (OC2) to avoid spikes on the PWM output pin (OCMP1). The shadow registers contain the reference values for comparison in PWM 'double buffering' mode.

Note:

There is a locking mechanism for transferring the OCiR value to the buffer. After a write to the OCiHR register, transfer of the new compare value to the buffer is inhibited until OCiLR is also written.

Unlike in output compare mode, the compare function is always enabled in PWM mode.

Procedure

To use pulse width modulation mode:

- 1. Load the OC2R register with the value corresponding to the period of the signal using the formula in the opposite column.
- 2. Load the OC1R register with the value corresponding to the period of the pulse if (OLVL1 = 0 and OLVL2 = 1) using *Equation 5*.
- 3. Select the following in the CR1 register:
 - Using the OLVL1 bit, select the level to be applied to the OCMP1 pin after a successful comparison with OC1R register.
 - Using the OLVL2 bit, select the level to be applied to the OCMP1 pin atter a successful comparison with OC2R register.
- 4. Select the following in the CR2 register:
 - Set OC1E bit: the OCMP1 pin is then dedicated to the output compare 1 function. Set the PWM bit.
 - Select the timer clock (CC[1:0]) (see Table 51

Pulse width modulation cycle

When counter = OC1R

When counter = OC2R

OCMP1 = OLVL1

Counter is reset to FFFCh
ICF1 bit is set

Figure 53. Pulse width modulation cycle

If OLVL = 1 and OLVL2 = 0 the length of the positive pulse is the difference between the OC2R and OC1R registers.

If OLVL1 = OLVL2 a continuous signal is seen on the OCMP1 pin.

roducita

The OCiR register value required for a specific timing application can be calculated using the following formula:

Equation 5

$$OCiR$$
 value =
$$\frac{t_* f_{CPU}}{PRESC} - 5$$

Where:

t = signal or pulse period (in seconds)

f_{CPU} = CPU clock frequency (in hertz)

PRESC = timer prescaler factor (2, 4 or 8 depending on CC[1:0] bits, see Table 51)

If the timer clock is an external clock the formula is:

Equation 6

$$OCiR = t * f_{EXT} - 5$$

Where:

t = signal or pulse period (in seconds)

f_{FXT} = external timer clock frequency (in hertz)

The output compare 2 event causes the counter ic the initialized to FFFCh (see Figure 52)

Note:

- 1 The OCF1 and OCF2 bits cannot be set in arraware in PWM mode therefore the output compare interrupt is inhibited.
- The ICF1 bit is set by hardware when the counter reaches the OC2R value and can produce a timer interrupt if the ICIE bit is set and the I bit is cleared.
- 3 In PWM mode the ICAF i pin can not be used to perform input capture because it is disconnected to the time: The ICAP2 pin can be used to perform input capture (ICF2 can be set and IC2R can be loaded) but the user must take care that the counter is reset each period and ICF1 can also generates interrupt if ICIE is set.
- 4 When the pulse width modulation (PWM) and one pulse mode (OPM) bits are both set, the PV:// mode is the only active one.

10.3.4 Low power modes

Table 47. Effect of low power modes on 16-bit timer

Mode	Description
Wait	No effect on 16-bit timer. Timer interrupts cause the device to exit from Wait mode.
Halt	16-bit timer registers are frozen. In Halt mode, the counter stops counting until Halt mode is exited. Counting resumes from the previous count when the device is woken up by an interrupt with 'exit from Halt mode' capability or from the counter reset value when the device is woken up by a reset.
	If an input capture event occurs on the ICAP <i>i</i> pin, the input capture detection circuitry is armed. Consequently, when the device is woken up by an interrupt with 'exit from Halt mode' capability, the ICF <i>i</i> bit is set, and the counter value present when exiting from Halt mode is captured into the IC <i>i</i> R register.

10.3.5 Interrupts

Table 48. 16-bit timer interrupt control/wake-up capability⁽¹⁾

Interrupt event	Event flag	Enable control bit	Exit from WAIT	Exit from HALT
Input capture 1 event/counter reset in PWM mode	ICF1	ICIE	Yes	No
Input capture 2 event	ICF2	ICIE	Yes	No
Output compare 1 event (not available in PWM mode)	OCF1	OCIE	Yes	No
Output compare 2 event (not available in PWM mode)	OCF2	OCIL	Yes	No
Timer overflow event	TOF	TOIE	Yes	No

The 16-bit timer interrupt events are connected to the same interrupt vector (see Section 7: Interrupts)
These events generate an interrupt if the corresponding enable control bit is set and the interrupt mast, in the CC register is reset (RIM instruction).

10.3.6 **Summary of 16-bit timer modes**

Table 49. Summary of 16-bit timer modes

These events generate an interrupt if the corresponding enable control bit is set and the interrupt mast in the CC register is reset (RIM instruction).										
Summary of 16-bit timer modes Table 49. Summary of 16-bit timer modes										
		Ava∷a.∵ie res	ources	C/						
Modes	Input capture 1	liput capture 2	Output compare 1	Output compare 2						
Input capture ⁽¹⁾ and/or ⁽²⁾	Yes	Yes	Yes	Yes						
Output compare (1) and/or (2)		Yes	Yes	Yes						
One pulse mode	oulse mode No N		No	Partially ⁽²⁾						
PWM mode	No	Not recommended ⁽³⁾	No	No						

- 1. See note 4 in One pulse mode on page 114.
- 2. See note 5 n One pulse mode on page 114.
- 3. Set note 4 in Pulse width modulation mode on page 116.

າ6 bit timer registers

Upso

Each timer is associated with three control and status registers, and with six pairs of data registers (16-bit values) relating to the two input captures, the two output compares, the counter and the alternate counter.

Control register 1 (CR1)

CR1			Reset value: 0000 0000 (00h				
7	6	5	4	3	2	1	0
ICIE	OCIE	TOIE	FOLV2	FOLV1	OLVL2	IEDG1	OLVL1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 50. CR1 register description

Bit	Name	Function
7	ICIE	Input capture interrupt enable 0: Interrupt is inhibited 1: A timer interrupt is generated whenever the ICF1 or ICF2 bit of the SR register is set
6	OCIE	Output compare interrupt enable 0: Interrupt is inhibited 1: A timer interrupt is generated whenever the OCF1 or OCF2 bit of the SR register is set
5	TOIE	Timer overflow interrupt enable 0: Interrupt is inhibited 1: A timer interrupt is enabled whenever the TOF bit of the SR register in set
4	FOLV2	Forced output compare 2 This bit is set and cleared by software. 0: No effect on the OCMP2 pin 1: Forces the OLVL2 bit to be copied to the OCMP2 pin, ii the OC2E bit is set and even if there is no successful comparison
3	FOLV1	Forced output compare 1 This bit is set and cleared by software. 0: No effect on the OCMP1 pin 1: Forces OLVL1 to be conical or the OCMP1 pin, if the OC1E bit is set and even if there is no successful room arison
2	OLVL2	Output level 2 This bit is copied to the OCMP2 pin whenever a successful comparison occurs with the OC2R register and OCxE is set in the CR2 register. This value is copied to the OCMP1 pir in one pulse mode and pulse width modulation mode.
1	IEDG1	Inp it eage 1 This bit determines which type of level transition on the ICAP1 pin triggers the capture. O: A falling edge triggers the capture 1: A rising edge triggers the capture
0	OLVL1	Output level 1 The OLVL1 bit is copied to the OCMP1 pin whenever a successful comparison occurs with the OC1R register and the OC1E bit is set in the CR2 register.

Control register 2 (CR2)

CR2 Reset value: 0000 0000 (00h) 2 7 6 5 4 3 1 0 OC1E OC2E OPM **PWM** CC[1:0] IEDG2 **EXEDG** R/W R/W R/W R/W R/W R/W R/W

Table 51. CR2 register description

Bit	Name	Function
7	OC1E	Output compare 1 pin enable This bit is used only to output the signal from the timer on the OCMP1 pin (OtV1 in output compare mode, both OLV1 and OLV2 in PWM and one-public mode). Whatever the value of the OC1E bit, the output compare 1 function of the timer remains active. 0: OCMP1 pin alternate function disabled (I/O pin free for general-purpose I/O) 1: OCMP1 pin alternate function enabled
6	0C2E	Output compare 2 pin enable This bit is used only to output the signal from the timer on the OCMP2 pin (OLV2 in output compare mode). Whatever the value of the OC2E bit, the output compare 2 function of the timer remains active. 0: OCMP2 pin alternate function clisabled (I/O pin free for general-purpose I/O) 1: OCMP2 pin alternate icrotion enabled
5	ОРМ	One pulse mode 0: One pulse ninde is not active 1: One pulse ninde is active, the ICAP1 pin can be used to trigger one pulse on the COMP1 pin; the active transition is given by the IEDG1 bit. The length of the generated pulse depends on the contents of the OC1R register.
4	-wm	Pulse width modulation 0: PWM mode is not active 1: PWM mode is active, the OCMP1 pin outputs a programmable cyclic signal; the length of the pulse depends on the value of OC1R register; the period depends on the value of OC2R register.
3;2	CC[1:0]	Clock control The timer clock mode depends on the following bits: 00: Timer clock = f _{CPU} /4 01: Timer clock = f _{CPU} /2 10: Timer clock = f _{CPU} /8 11: Timer clock = external clock (where available) Note: If the external clock pin is not available, programming the external clock configuration stops the counter.

Table 51. CR2 register description (continued)

Bit	Name	Function
1	IEDG2	Input edge 2 This bit determines which type of level transition on the ICAP2 pin triggers the capture. 0: A falling edge triggers the capture 1: A rising edge triggers the capture
0	EXEDG	External clock edge This bit determines which type of level transition on the external clock pin EXTCLK triggers the counter register. 0: A falling edge triggers the counter register 1: A rising edge triggers the counter register

Control/status register (CSR)

The 3 least significant bits are not used.

CSR R. 3set value: 0000 0000 (00h)




Table 52. CSR register description

Bit	Name	Function
7	ICF1	Input capture flag 1 0: No input capture (reset value) 1: An input capture has occurred on the ICAP1 pin or the counter has reached the OC2R value in PWM mode. To clear this bit, first read the SR register, then read or write the low byte of the IC1R (IC1LR) register.
80	OCF1	Output compare flag 1 0: No match (reset value) 1: The content of the free running counter has matched the content of the OC1R register. To clear this bit, first read the SR register, then read or write the low byte of the OC1R (OC1LR) register.
5	TOF	Timer overflow flag 0: No timer overflow (reset value) 1: The free running counter rolled over from FFFFh to 0000h. To clear this bit, first read the SR register, then read or write the low byte of the CR (CLR) register. Note: reading or writing the ACLR register does not clear TOF.
4	ICF2	Input capture flag 2 0: No input capture (reset value) 1: An input capture has occurred on the ICAP2 pin. To clear this bit, first read the SR register, then read or write the low byte of the IC2R (IC2LR) register.

Table 52. **CSR** register description (continued)

Bit	Name	Function
3	OCF2	Output compare flag 2 0: No match (reset value) 1: The content of the free running counter has matched the content of the OC2R register. To clear this bit, first read the SR register, then read or write the low byte of the OC2R (OC2LR) register.
2	TIMD	Timer disable This bit is set and cleared by software. When set, it freezes the timer prescaler and counter and disabled the output functions (OCMP1 and OCMP2 pins) to reduce power consumption. Access to the timer registers is still available, allowing the timer configuration to be changed while it is disabled. 0: Timer enabled 1: Timer prescaler, counter and outputs disabled
1:0	-	Reserved, must be kept cleared


Input capture 1 high register (IC1HR)

This is an 8-bit read-only register that contains the high part of the counter value (transferred by the input capture 1 event).

IC1HR				2O,	24	Reset value	e: undefined
7	6	5	40	3	2	1	0
MSB					O		LSB
RO	RO	RO	RO	RO	RO	RO	RO


Input capture 1 lov/register (IC1LR)

This is an 8-bit read only register that contains the low part of the counter value (transferred by the input capture 1 event).




Output compare 1 high register (OC1HR)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.




Output compare 1 low register (OC1LR)

This is an 8-bit register that contains the low part of the value to be compared to the CLR register.




Output compare 2 high register (OC2HR)

This is an 8-bit register that contains the high part of the value to be compared to the CHR register.




Output compare 2 low register (OC2LR)

This is an 8-bit register that contains the 'cw part of the value to be compared to the CLR register.




Counter high register (CHR)

This is an 8-bit read-only register that contains the high part of the counter value.




Counter low register (CLR)

This is an 8-bit read-only register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after accessing the CSR register clears the TOF bit.




Alternate counter high register (ACHR)

This is an 8-bit read-only register that contains the high part of the counter value.




Alternate counter low register (ACLR)

This is an 8-bit read-only register that contains the low part of the counter value. A write to this register resets the counter. An access to this register after an access to CSR register does not clear the TOF bit in the CSR register.




เทษน์ capture 2 high register (IC2HR)

This is an 8-bit read-only register that contains the high part of the counter value (transferred by the input capture 2 event).



Input capture 2 low register (IC2LR)

This is an 8-bit read-only register that contains the low part of the counter value (transferred by the input capture 2 event).



16-bit timer register map and reset values

Table 53. 16-bit timer register map and reset values

Ad	dress (Hex.)	Register label	7	6	5	4	3	2	(1)	0
	ner A: 32 ner B: 42	CR1 Reset value	ICIE 0	OCIE 0	TOIE 0	FOLV2 0	FOLV1 0	O'2v12	IEDG1 0	OLVL1 0
	ner A: 31 ner B: 41	CR2 Reset value	OC1E 0	OC2E 0	OPM 0	PWM 0	C31 0	CC0 0	IEDG2 0	EXEDG 0
	ner A: 33 ner B: 43	CSR Reset value	ICF1 0	OCF1 0	TOF G	131.3	OCF2 0	TIMD 0	- 0	- 0
	ner A: 34 ner B: 44	ICHR1 Reset value	MSB -	7,0	5.	- 0	6/	-	-	LSB -
	ner A: 35 ner B: 45	ICLR1 Reset value	MSB -	-	-	O.J.C	-	-	-	LSB -
	ner A: 36 ner B: 46	OCHR1 Reset value	MSB -	~iC	5	-	-	-	-	LSB -
	ner A: 37 ner B: 47	COLR1 Reset value	MSB -					-	-	LSB -
	ner A: 3E ner B. 4E	OCHR2 Reset value	MSB -					-	-	LSB -
	ner A: 3F ner B: 4F	OCLR2 Reset value	MSB -					-	-	LSB -
	ner A: 38 ner B: 48	CHR Reset value	MSB 1	1	1	1	1	1	1	LSB 1
	ner A: 39 ner B: 49	CLR Reset value	MSB 1	1	1	1	1	1	0	LSB 0
	ner A: 3A ner B: 4A	ACHR Reset value	MSB 1	1	1	1	1	1	1	LSB 1
	ner A: 3B ner B: 4B	ACLR Reset value	MSB 1	1	1	1	1	1	0	LSB 0
	ner A: 3C ner B: 4C	ICHR2 Reset value	MSB -	-	-	-		-	-	LSB -
	ner A: 3D ner B: 4D	ICLR2 Reset value	MSB -	-	-	-	-	-	-	LSB -

10.4 Serial peripheral interface (SPI)

10.4.1 Introduction

The serial peripheral interface (SPI) allows full-duplex, synchronous, serial communication with external devices. An SPI system may consist of a master and one or more slaves or a system in which devices may be either masters or slaves.

10.4.2 Main features

- Full duplex synchronous transfers (on three lines)
- Simplex synchronous transfers (on two lines)
- Master or slave operation
- 6 master mode frequencies (f_{CPLI}/4 max.)
- f_{CPU}/2 max; slave mode frequency (see note below)
- SS management by software or hardware
- Programmable clock polarity and phase
- End of transfer interrupt flag
- Write collision, master mode fault and overrun flags

In slave mode, continuous transmission is not possible at maximum frequency due to the Note: software overhead for clearing status flags and countriate the next transmission sequence.

10.4.3 **General description**

Figure 54 on page 128 shows the serial peripheral interface (SPI) block diagram. There are three registers:

- SPI control register (SPICR)
- SPI control/status register (SPICSR)
- SPI dat a register (SPIDR)

The Sr' is connected to external devices through four pins:

- MISO: master in/slave out data
- MOSI: master out/slave in data
- Ohani, SCK: serial clock out by SPI masters and input by SPI slaves
 - SS: slave select:

This input signal acts as a 'chip select' to let the SPI master communicate with slaves individually and to avoid contention on the data lines. Slave SS inputs can be driven by standard I/O ports on the master device.




Figure 54. Serial peripheral interface block diagram

Functional description

A basic example of interconnections between a single master and a single slave is illustrated in *Figure 55*.

The MOSI pins are connected together and the MISO pins are connected together. In this way data is transferred serially between master and slave (most significant bit first).

The communication is always initiated by the master. When the master device transmits data to a slave device via MOSI pin, the slave device responds by sending data to the master device via the MISO pin. This implies full duplex communication with both data out and data in synchronized with the same clock signal (which is provided by the master device via the SCK pin).

To use a single data line, the MISO and MOSI pins must be connected at each node (in this case only simplex communication is possible).

Four possible data/clock timing relationships may be chosen (see *Figure 58 on page 132*) but master and slave must be programmed with the same timing mode.




Figure 55. Single master/single slave application

Slave select management

As an alternative to using the \overline{SS} pin to control the slave select signal, the application can choose to manage the slave select signal by software. This is configured by the SSM bit in the SPICSR register (see *Figure 57*).

In software management, the external \overline{SS} pin is free in other application uses and the internal \overline{SS} signal level is driven by writing to the SSI bit in the SPICSR register.

In master mode SS internal must be held high continuously.


In slave mode, there are two cases dap anding on the data/clock timing relationship (see Figure 56):

If CPHA = 1 (data latched on second clock edge)

• SS internal must be held low during the entire transmission. This implies that in single slave applications the SC pin either can be tied to V_{SS}, or made free for standard I/O by managing the SS function by sotware (SSM = 1 and SSI = 0 in the in the SPICSR register)

If CPHA = 0 (late latched on first clock edge)

• \overline{SS} in errial must be held low during byte transmission and pulled high between each byte to allow the plave to write to the shift register. If \overline{SS} is not pulled high, a write collision error occurs when the save writes to the shift register (see *Write collision error (WCOL)* on page 133).







Figure 57. Hardware/software slave select management



Master mode operation

In master mode, the serial clock is output on the SCK pin. The clock frequency, polarity and phase are configured by software (refer to *SPI control/status register (SPICSR) on page 137*).

Note:

The idle state of SCK must correspond to the polarity selected in the SPICSR Exister (by pulling up SCK if CPOL = 1 or pulling down SCK if CPOL = 0).

To operate the SPI in master mode, perform the following steps in order:

- 1. Write to the SPICR register:
 - Select the clock frequency by configuring the SPR[2.0] bits.
 - Select the clock polarity and clock phase by configuring the CPOL and CPHA bits.
 Figure 58 shows the four possible configurations.

Note: The slave must have the same CPOL and CFHL settings as the master.

- 2. Write to the SPICSR register:
 - Either set the SSM bit and set the SSI bit or clear the SSM bit and tie the SS pin high for the complete byte transmit sequence.
- 3. Write to the SPICR register:
 - Set the MSTR and SPE bits

Note: MSTR and SPF ι its remain set only if \overline{SS} is high).

Caution:

If the SCICSIP register is not written first, the SPICR register setting (MSTR bit) may be not taken into account.

The transmit sequence begins when software writes a byte in the SPIDR register.

Master mode transmit sequence

When software writes to the SPIDR register, the data byte is loaded into the 8-bit shift register and then shifted out serially to the MOSI pin most significant bit first.

When data transfer is complete:

- The SPIF bit is set by hardware.
- An interrupt request is generated if the SPIE bit is set and the interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is performed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set
- 2. A read to the SPIDR register

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

Note:

Slave mode operation

In slave mode, the serial clock is received on the SCK pin from the master device.

To operate the SPI in slave mode:

- 1. Write to the SPICSR register to perform the following actions:
 - Select the clock polarity and clock phase by configuring the CPOL and CPHA bits (see Figure 58).

Note: The slave must have the same CPOL and CPHA settings as the master.

- Manage the SS pin as described in Slave select management on page 129 and Figure 56. If CPHA = 1 SS must be held low continuously. If CPHA = 0 SS must be held low during byte transmission and pulled up between each byte to let the slave write in the shift register.
- 2. Write to the SPICR register to clear the MSTR bit and set the SPE bit to enable if e SPI I/O functions.

Slave mode transmit sequence

When software writes to the SPIDR register, the data byte is 'oaded into the 8-bit shift register and then shifted out serially to the MISO pin most significant bit first.

The transmit sequence begins when the slave device receives the clock signal and the most significant bit of the data on its MOSI pin.

When data transfer is complete:

- The SPIF bit is set by hardware.
- An interrupt request is generated if SPIE bit is set and interrupt mask in the CCR register is cleared.

Clearing the SPIF bit is reformed by the following software sequence:

- 1. An access to the SPICSR register while the SPIF bit is set
- 2. A write or a read to the SPIDR register

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

The SPIF bit can be cleared during a second transmission; however, it must be cleared before the second SPIF bit in order to prevent an overrun condition (see *Overrun condition* (OVR) on page 133).

10.4.4 Clock phase and clock polarity

Four possible timing relationships may be chosen by software, using the CPOL and CPHA bits (see *Figure 58*).

The idle state of SCK must correspond to the polarity selected in the SPICSR register (by pulling up SCK if CPOL = 1 or pulling down SCK if CPOL = 0).


The combination of the CPOL clock polarity and CPHA (clock phase) bits selects the data capture clock edge.

Figure 58 shows an SPI transfer with the four combinations of the CPHA and CPOL bits. The diagram may be interpreted as a master or slave timing diagram where the SCK pin, the MISO pin and the MOSI pin are directly connected between the master and the slave device.

Note:

If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.





^{1.} This figure should not be used as a replacement for parametric information. Refer to Section 12: Electrical characteristics.

10.4.5 Error flags

Master mode fault (MODF)

Master mode fault occurs when the master device's SS pin is pulled low.

When a master mode fault occurs:

- The MODF bit is set and an SPI interrupt request is generated if the SPIE bit is set.
- The SPE bit is reset. This blocks all output from the device and disables the SPI peripheral.
- The MSTR bit is reset, thus forcing the device into slave mode.

Clearing the MODF bit is done through a software sequence:

- 1. A read access to the SPICSR register while the MODF bit is set.
- 2. A write to the SPICR register.

Note:

To avoid any conflicts in an application with multiple slaves, the \overline{SS} pin must be pulled high during the MODF bit clearing sequence. The SPE and MSTR bits may be restored to their original state during or after this clearing sequence.

Hardware does not allow the user to set the SPE and MSTR was while the MODF bit is set except in the MODF bit clearing sequence.

In a slave device, the MODF bit can not be set, but ir. a multimaster configuration the device can be in slave mode with the MODF bit set.

The MODF bit indicates that there might have been a multimaster conflict and allows software to handle this using an interrupt routine and either perform a reset or return to an application default state.

Overrun condition (O\'k)

An overrun condition occurs when the master device has sent a data byte and the slave device has not cleared the SPIF bit issued from the previously transmitted byte.

When an overrun occurs, the OVR bit is set and an interrupt request is generated if the SPIE bit is set.

n fois case, the receiver buffer contains the byte sent after the SPIF bit was last cleared. A read to the SPIDR register returns this byte. All other bytes are lost.

The OVR bit is cleared by reading the SPICSR register.

Write collision error (WCOL)

A write collision occurs when the software tries to write to the SPIDR register while a data transfer is taking place with an external device. When this happens, the transfer continues uninterrupted and the software write is unsuccessful.

Write collisions can occur both in master and slave mode. See also *Slave select management on page 129*.

Note:


A 'read collision' never occurs since the received data byte is placed in a buffer in which access is always synchronous with the CPU operation.

The WCOL bit in the SPICSR register is set if a write collision occurs.

No SPI interrupt is generated when the WCOL bit is set (the WCOL bit is a status flag only).

Clearing the WCOL bit is done through a software sequence (see *Figure 59*).

Figure 59. Clearing the WCOL bit (write collision flag) software sequence



1. Writing to the SPIDR register instead of reading it does not reset the WCOL bit.

Single master and multimaster configurations lete P

There are two types of SPI systems:

- Single master system
- Multimaster system

Single master system

A typical single master system may be configured using a device as the master and four devices as slaves (see Figure 60).

The master clevice selects the individual slave devices by using four pins of a parallel port to control the four SS pins of the slave devices.

The SS pins are pulled high during reset since the master device ports are forced to be inputs at that time, thus disabling the slave devices.

To prevent a bus conflict on the MISO line, the master allows only one active slave device during a transmission.

For more security, the slave device may respond to the master with the received data byte. Then the master receives the previous byte back from the slave device if all MISO and MOSI pins are connected and the slave has not written to its SPIDR register.

Other transmission security methods can use ports for handshake lines or data bytes with command fields.

Multimaster system

A multimaster system may also be configured by the user. Transfer of master control could be implemented using a handshake method through the I/O ports or by an exchange of code messages through the serial peripheral interface system.

The multimaster system is principally handled by the MSTR bit in the SPICR register and the MODF bit in the SPICSR register.




Figure 60. Single master/multiple slave configuration

10.4.6 Low power modes

Table 54. Effect of low power modes on SPI

Mode	Description
Wait	No effect on SPI. SPI interrupt events cause the device to exit from Wait mode.
Halt	SPI registers are frozen. In Halt mode, the SPI is inactive. SPI operation resumes when the device is worken up by an interrupt with 'exit from Halt mode' capability. The data received is subsequently read from the SPIDR register when the software is running (interrupt vector fetching). If several data are received before the wake-up event, then an overrun error is generated. This error can be detected after the fetch of the interrupt routine that woke up the device.

Using the SPI to wake up the device from Halt mode

In slave configuration, the SPI is able to wake up the device from Halt mode through a SPIF interrupt. The data received is subsequently read from the SPIDR register when the software is running (interrupt vector fetch). If multiple data transfers have been performed before software clears the SPIF bit, then the OVR bit is set by hardware.

Note:

When waking up from Halt mode, if the SPI remains in slave mode, it is recommended to perform an extra communications cycle to bring the SPI from Halt mode state to normal state. If the SPI exits from slave mode, it returns to normal state immediately.

Caution:

The SPI can wake up the device from Halt mode only if the slave select signal (external \overline{SS} pin or the SSI bit in the SPICSR register) is low when the device enters Halt mode. So, if slave selection is configured as external (see *Slave select management on page 129*), make sure the master drives a low level on the \overline{SS} pin when the slave enters Halt mode.

10.4.7 Interrupts

Table 55. SPI interrupt control/wake-up capability

Interrupt event	Event flag	Enable control bit	Exit from WAIT	Exit from HALT
SPI end of transfer event	SPIF			Yes
Master mode fault event	MODF	SPIE	Yes	No
Overrun error	OVR			140

Note:

The SPI interrupt events are connected to the same interrupt vector (see Interrupts chapter). They generate an interrupt if the corresponding Enable Control Bit is set and the interrupt mask in the CC register is reset (RIM instruction).

10.4.8 SPI registers

SPI control register (SPICR)




Table 56. SPICR register description.

	Bit	Name	Function
	7	SPIE	Serial peri, heral interrupt enable This bit is set and cleared by software. Constant up to is inhibited 1: An SPI interrupt is generated whenever an end of transfer event, master mode fault or overrun error occurs (SPIF = 1, MODF = 1 or OVR = 1 in the SPICSR register).
Obsole	6	SPE	Serial peripheral output enable This bit is set and cleared by software. It is also cleared by hardware when, in master mode, SS = 0 (see <i>Master mode fault (MODF) on page 133</i>). The SPE bit is cleared by reset, so the SPI peripheral is not initially connected to the external pins. 0: I/O pins free for general purpose I/O 1: SPI I/O pin alternate functions enabled
Obsole	5	SPR2	Divider enable This bit is set and cleared by software and is cleared by reset. 0: Divider by 2 enabled 1: Divider by 2 disabled This bit is used with the SPR[1:0] bits to set the baud rate: 100: Serial clock = $f_{CPU}/4$ 000: Serial clock = $f_{CPU}/8$ 001: Serial clock = $f_{CPU}/16$ 110: Serial clock = $f_{CPU}/16$ 111: Serial clock = $f_{CPU}/128$ This bit has no effect in slave mode.

Table 56. **SPICR** register description (continued)

Bit	Name	Function
4	MSTR	Master mode This bit is set and cleared by software. It is also cleared by hardware when, in master mode, $\overline{SS} = 0$ (see <i>Master mode fault (MODF) on page 133</i>). 0: Slave mode 1: Master mode. The function of the SCK pin changes from an input to an output and the functions of the MISO and MOSI pins are reversed.
3	CPOL	Clock polarity This bit is set and cleared by software. This bit determines the idle state of the serial clock. The CPOL bit affects both the master and slave modes. 0: SCK pin has a low level idle state 1: SCK pin has a high level idle state Note: If CPOL is changed at the communication byte boundaries, the SPI must be disabled by resetting the SPE bit.
2	СРНА	Clock phase This bit is set and cleared by software. 0: The first clock transition is the first data capture ruge 1: The second clock transition is the first capture edge Note: The slave must have the same CPOL and CPHA settings as the master.
1:0	SPR[1:0]	Serial clock frequency These bits are set and cleared Ly ออกัเพลre. Used with the SPR2 bit, they select the baud rate of the SPI serial อาวเราระหวัด to struct by the SPI in master mode. Note: These 2 bits have no effect in slave mode.

SPI control/status register (SPICSR)

SPICSR Reset value: 0000 0000 (00h)


- 4	-							-
SPF	WCOL	OVR	MODF	Reserved	SOD	SSM	SSI	
				. 1000. 100		• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •	
. ∂₹0	RO	RO	RO	-	R/W	R/W	R/W	

SPICSR register description

		'		9	7	J	_		O			
	9	SP'F	WCOL	OVR	MODF	Reserved	SOD	SSM	SSI			
	46	30	RO	RO RO - R/W R/W R/W								
0/6	ſab	le 57.	SPICSR re	SPICSR register description								
5	Bit	Name				Function						
psole	7	SPIF	This bit is generated access to 0: Data tra 1: Data tra Note: White	if SPIE = 1 in the SPICSR insfer is in pro insfer betwee	are when a n the SPICF register follo ogress or the device of the set, all the set of th	transfer has be register. It is towed by a write e flag has be e and an exte writes to the S	cleared by a te or a read t en cleared rnal device h	a software se to the SPIDR has been com	quence (an register).			
	6	WCOL	transmit se 0: No write	set by hardw	cleared by curred	write to the S a software se	•		ing a			

Table 57. **SPICSR** register description (continued)

Bit	Name	Function
5	OVR	SPI overrun error This bit is set by hardware when the byte currently being received in the shift register is ready to be transferred into the SPIDR register while SPIF = 1 (see Overrun condition (OVR) on page 133). An interrupt is generated if SPIE = 1 in the SPICR register. The OVR bit is cleared by software reading the SPICSR register. 0: No overrun error 1: Overrun error detected
4	MODF	Mode fault flag This bit is set by hardware when the SS pin is pulled low in master mode (see Master mode fault (MODF) on page 133). An SPI interrupt can be generated if SPIE = 1 in the SPICR register. This bit is cleared by a software sequence (an access to the SPICSR register while MODF = 1 followed by a write to the SPICR register). 0: No master mode fault detected 1: A fault in master mode has been detected
3	-	Reserved, must be kept cleared
2	SOD	SPI output disable This bit is set and cleared by software. When set it disables the alternate function of the SPI output (MOSI in master mode/MISC in slave mode). 0: SPI output enabled (if SPE = 1) 1: SPI output disabled
1	SSM	This bit is set and cleared by software. When set, it disables the alternate function of the SPI SS pin and uses the SSI bit value instead (see Slave select management on page 129). 0: Hardware management (SS managed by external pin) 1: Software management (internal SS signal controlled by SSI bit. External SS pin the for general-purpose I/O)
0	S3I	This bit is set and cleared by software. It acts as a 'chip select' by controlling the level of the SS slave select signal when the SSM bit is set. 0: Slave selected 1: Slave deselected



The SPIDR register is used to transmit and receive data on the serial bus. In a master device, a write to this register initiates the transmission/reception of another byte.

Note: During the last clock cycle the SPIF bit is set, a copy of the received data byte in the shift register is moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read.

While the SPIF bit is set, all writes to the SPIDR register are inhibited until the SPICSR register is read.

Warning: A write to the SPIDR register places data directly into the shift register for transmission.

A read to the SPIDR register returns the value located in the buffer and not the content of the shift register (see *Figure 54*).

SPI register map and reset values

Table 58. SPI register map and reset values

Address (Hex.)	Register label	7	6	5	4	3	2	Cil	0
0021h	SPIDR Reset value	MSB x	х	x	х	x) Ž	x	LSB x
0022h	SPICR Reset value	SPIE 0	SPE 0	SPR2 0	MSTR 0	CI,OF	CPHA x	SPR1	SPR0 x
0023h	SPICSR Reset value	SPIF 0	WCOL 0	OVR C	MODF 0	0	SOD 0	SSM 0	SSI 0

10.5 LINSCI serial communication interface (LIN master/slave)

10.5.1 Introduction

المحماد

The serial communications interface (SCI) offers a flexible means of full-duplex data exchange with expend equipment requiring an industry standard NRZ asynchronous serial data format. The SCI offers a very wide range of baud rates using two baud rate generator systems.

The LIN-dedicated features support the LIN (local interconnect network) protocol for both naster and slave nodes.

This chapter is divided into SCI mode and LIN mode sections. For information on general SCI communications, refer to Section 10.5.5: SCI mode - functional description. For LIN applications, refer to both Section 10.5.5: SCI mode - functional description and Section 10.5.9: LIN mode - functional description.

10.5.2 SCI features

- Full duplex, asynchronous communications
- NRZ standard format (mark/space)
- Independently programmable transmit and receive baud rates up to 500K baud
- Programmable data word length (8 or 9 bits)
- Receive buffer full, transmit buffer empty and end of transmission flags
- 2 receiver wake-up modes:
 - address bit (MSB)
 - idle line
- solete Product(s) Muting function for multiprocessor configurations
- Separate enable bits for transmitter and receiver
- Overrun, noise and frame error detection
- 6 interrupt sources
 - transmit data register empty
 - transmission complete
 - receive data register full
 - idle line received
 - overrun error
 - parity interrupt
- Parity control:
 - transmits parity bit
 - checks parity of received data byte
- Reduced power cors implion mode

10.5.3 LIN features

- LIN master
 - 13-bit LIN synch break generation
- Opsolet! LIN slave
 - automatic header handling
 - automatic baud rate resynchronization based on recognition and measurement of the LIN synch field (for LIN slave nodes)
 - automatic baud rate adjustment (at CPU frequency precision)
 - 11-bit LIN synch break detection capability
 - LIN parity check on the LIN identifier field (only in reception)
 - LIN error management
 - LIN header timeout
 - Hot plugging support

10.5.4 LINSCI serial communication interface - general description

The interface is externally connected to another device by two pins:

- TDO: transmit data output. When the transmitter is disabled, the output pin returns to its I/O port configuration. When the transmitter is enabled and nothing is to be transmitted, the TDO pin is at high level.
- RDI: receive data input is the serial data input. Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

Through these pins, serial data is transmitted and received as characters comprising:

- An idle line prior to transmission or reception
- A start bit
- A data word (8 or 9 bits) least significant bit first
- A stop bit indicating that the character is complete

- wide range of haud rates a resynchronization An extended type with a prescaler offering a very wide range of haud rates even with

Read ∠ Write (Data register) SCIDR Transmit data register (TDR) Received data register (RDR) TDO □◀ Receive shift register Transmit shift register RDI SCICR1 R8 SCID WAKE PS PIE T8 Wake up Receiver clock Transmit control Receiver control Unit SCICR2 SCISR TC RDRF IDLE OR/ TDRE TIE RWU Sbr FΕ TCIE RIE ILIE RE PΕ SCI interrupt control fcpu Transmitter clock Transmitter rate control /PR **SCIBRR** SCP1|SCP0|SCT2|SCT1|SCT0|SCR2|SCR1|SCR0 Receiver rate control Conventional baud rate generator

Figure 61. SCI block diagram (in conventional baud rate generator mode)

10.5.5 **SCI** mode - functional description

Conventional baud rate generator mode

The block diagram of the serial control interface in conventional baud rate generator mode is shown in Figure 61.

It uses four registers:

- 2 control registers (SCICR1 and SCICR2)
- a status register (SCISR)
- a baud rate register (SCIBRR)

Extended prescaler mode

Two additional prescalers are available in extended prescaler mode. They are shown in Figure 63.

- an extended prescaler receiver register (SCIERPR)
- an extended prescaler transmitter register (SCIETPR)

Serial data format

Word length may be selected as being either 8 or 9 bits by programming the M bit in the SCICR1 register (see Figure 62).

The TDO pin is in low state during the start bit

The TDO pin is in high state during the stap bit.

An idle character is interpreted as a continuous logic high level for 10 (or 11) full bit times.

.el .chararto .ed by an extra A break character is a character vith a sufficient number of low level bits to break the normal data format followed by an extra '1' bit to acknowledge the start bit.




Figure 62. Word length programming

Transmitter

The transmitter can send data words of either 8 or 9 bits depending on the M bit status. When the M bit is set, word length is 9 bits and the 9th bit (the MSB) has to be stored in the T8 bit in the SCICR1 legisler.

Character transn'ission

During an 3C! transmission, data shifts out least significant bit first on the TDO pin. In this mode, the SCIDR register consists of a buffer (TDR) between the internal bus and the transmit shift register (see *Figure 61*).

Procedure

- Select the M bit to define the word length.
- Select the desired baud rate using the SCIBRR and the SCIETPR registers.
- Set the TE bit to send a preamble of 10 (M = 0) or 11 (M = 1) consecutive ones (idle line) as first transmission.
- Access the SCISR register and write the data to send in the SCIDR register (this sequence clears the TDRE bit). Repeat this sequence for each data to be transmitted.

Clearing the TDRE bit is always performed by the following software sequence:

- 1. Accessing the SCISR register.
- 2. Writing to the SCIDR register.

57

Unan

The TDRE bit is set by hardware and it indicates that:

- the TDR register is empty,
- the data transfer is beginning,
- the next data can be written in the SCIDR register without overwriting the previous data

This flag generates an interrupt if the TIE bit is set and the I[|1:0] bits are cleared in the CCR register.

When a transmission is taking place, a write instruction to the SCIDR register stores the data in the TDR register and which is copied in the shift register at the end of the current transmission.

When no transmission is taking place, a write instruction to the SCIDR register places the data directly in the shift register, the data transmission starts, and the TDRE bit is immediately set.

When a character transmission is complete (after the stop bit) the TC bit is set and an interrupt is generated if the TCIE is set and the I[1:0] bits are cleared in the CCR register.

Clearing the TC bit is performed by the following software se tuence:

- 1. Accessing the SCISR register.
- 2. Writing to the SCIDR register.

Note: The TDRE and TC bits are cleared by the same screware sequence.

Break characters

Setting the SBK bit loads the shift register with a break character. The break character length depends on the M bit (see Figure 62).

As long as the SBK bit is set, the SCI sends break characters to the TDO pin. After clearing this bit by software, the SCI inserts a logic 1 bit at the end of the last break character to guarantee the reacquision of the start bit of the next character.

Idle line

Setting the TE bit drives the SCI to send a preamble of 10 (M = 0) or 11 (M = 1) consecutive '1's (idle line) before the first character.

in this case, clearing and then setting the TE bit during a transmission sends a preamble (idle line) after the current word. Note that the preamble duration (10 or 11 consecutive '1's depending on the M bit) does not take into account the stop bit of the previous character.

Note:

Resetting and setting the TE bit causes the data in the TDR register to be lost. Therefore the best time to toggle the TE bit is when the TDRE bit is set, that is, before writing the next byte in the SCIDR.

Receiver

The SCI can receive data words of either 8 or 9 bits. When the M bit is set, word length is 9 bits and the MSB is stored in the R8 bit in the SCICR1 register.

Character reception

During a SCI reception, data shifts in least significant bit first through the RDI pin. In this mode, the SCIDR register consists or a buffer (RDR) between the internal bus and the received shift register (see *Figure 61*).

Procedure

- Select the M bit to define the word length.
- Select the desired baud rate using the SCIBRR and the SCIERPR registers.
- Set the RE bit, this enables the receiver which begins searching for a start bit.

When a character is received:

- The RDRF bit is set. It indicates that the content of the shift register is transferred to the RDR.
- An interrupt is generated if the RIE bit is set and the I[1:0] bits are cleared in the CCR register.
- The error flags can be set if a frame error, noise or an overrun error has been detected during reception.

Clearing the RDRF bit is performed by the following software sequence done by

- Accessing the SCISR register
- 2. Reading the SCIDR register.

The RDRF bit must be cleared before the end of the reception of the next character to avoid an overrun error.

Idle line

When an idle line is detected, there is the same procedure as a data received character plus an interrupt if the ILIE bit is set and the I[|1:0] bits are cleared in the CCR register.

Overrun error

An overrun error occurs when a character is received when RDRF has not been reset. Data can not be transferred from the shift register to the TDR register as long as the RDRF bit is not cleared.

When an overrun error occurs:

- The OR bit ic set.
- The RDR content is not lost.
- The shift register is overwritten.
- An interrupt is generated if the RIE bit is set and the I[|1:0] bits are cleared in the CCR register.

The OR bit is reset by an access to the SCISR register followed by a SCIDR register read operation.

Noise error

Oversampling techniques are used for data recovery by discriminating between valid incoming data and noise.

When noise is detected in a character:

- The NF bit is set at the rising edge of the RDRF bit.
- Data is transferred from the shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The NF bit is reset by a SCISR register read operation followed by a SCIDR register read operation.

Framing error

A framing error is detected when:

- The stop bit is not recognized on reception at the expected time, following either a desynchronization or excessive noise.
- A break is received.

When the framing error is detected:

- the FE bit is set by hardware
- Data is transferred from the shift register to the SCIDR register.
- No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt.

The FE bit is reset by a SCISR register read operation followed by a SCIDR register read operation.

Break character

When a break character is received, the SCI handles it as a framing error, to differentiate a break character from a framing error, it is necessary to read the SCIDR. If the received value is 00h, it is a break character. Otherwise it is a framing error.

Conventional baud rate generation

The baud rates for the receiver and transmitter ($R\lambda$ and Tx) are set independently and calculated as follows:

Equation 7

$$Tx = \frac{f_{CPU}}{(16 \cdot PR) \cdot TR} \qquad Rx = \frac{f_{CPU}}{(10 \cdot PR) \cdot RR}$$

where

PR = 1, 3, 4 cr. '3 (see SCI baud rate register (SCIBRR) on page 156, SCP[1:0] bits)

TR = (, 2, 4, 8, 16, 32, 64,128 (see *SCI baud rate register (SCIBRR) on page 156*, SCT[2:0] bits)

RR = 1, 2, 4, 8, 16, 32, 64,128 (see *SCI baud rate register (SCIBRR) on page 156*, SCR[2:0] bits)

Example: If f_{CPU} is 8 MHz (normal mode) and if PR = 13 and TR = RR = 1, the transmit and receive baud rates are 38400 baud.

Note:

The baud rate registers MUST NOT be changed while the transmitter or the receiver is enabled.

Extended baud rate generation

The extended prescaler option gives a very fine tuning on the baud rate, using a 255 value prescaler, whereas the conventional baud rate generator retains industry standard software compatibility.

The extended baud rate generator block diagram is described in *Figure 63*.

The output clock rate sent to the transmitter or to the receiver is the output from the 16 divider divided by a factor ranging from 1 to 255 set in the SCIERPR or the SCIETPR registers.

Note:

The extended prescaler is activated by setting the SCIETPR or SCIERPR register to a value other than zero. The baud rates are calculated as follows:

Equation 8

$$Tx = \frac{f_{CPU}}{16 \cdot ETPR^*(PR^*TR)} Rx = \frac{f_{CPU}}{16 \cdot ETPR^*(PR^*RR)}$$

where

ETPR = 1, ..., 255 (see SCI extended transmit prescaler division register (SCIETPR) on

Obsolete Product(s) Obsolete Product(s)
Obsolete Product(s)
Obsolete Product(s)




Figure 63. SCI baud rate and extended prescaler block diagram

Receiver muting and wake-up feature

In multiprocessor configurations it is often desirable that only the intended message recipient should actively receive the full message contents, thus reducing redundant SCI service overhead for all non-addressed receivers.

The non-addressed devices may be placed in sleep mode by means of the muting function.

Setting the RWU bit by software puts the SCI in sleep mode:

All the reception status bits can not be set.

All the receive interrupts are inhibited.

A muted receiver may be woken up in one of the following ways:

- by idle line detection if the WAKE bit is reset,
- by address mark detection if the WAKE bit is set.

Idle line detection

Receiver wakes up by idle line detection when the receive line has recognized an idle line. Then the RWU bit is reset by hardware but the IDLE bit is not set.

This feature is useful in a multiprocessor system when the first characters of the message determine the address and when each message ends by an idle line. As soon as the line becomes idle, every receivers is woken up and the first characters of the message which indicates the addressed receiver are analyzed. The receivers which are not addressed set RWU bit to enter in mute mode. Consequently, they do not treat the next characters constituting the next part of the message. At the end of the message, an idle line is sent by the transmitter: this wakes up every receiver which are ready to analyse the addressing characters of the new message.

In such a system, the inter-characters space must be smaller than the idia time.

Address mark detection

Receiver wakes up by address mark detection when it receives a '1' as the most significant bit of a word, thus indicating that the message is an address. The reception of this particular word wakes up the receiver, resets the RWU bit and sets the RDRF bit, which allows the receiver to receive this word normally and to use it as an address word.

This feature is useful in a multiprocessor sys em when the most significant bit of each character (except for the break character) is reserved for address detection. As soon as the receivers receive an address character (most significant bit = '1'), the receivers are woken up. The receivers which are not addressed set the RWU bit to enter in mute mode. Consequently, they do not treat the next characters constituting the next part of the message.

Parity control

Hardware byte parity control (generation of parity bit in transmission and parity checking in recordion) can be enabled by setting the PCE bit in the SCICR1 register. Depending on the character format defined by the M bit, the possible SCI character formats are as listed in Table 59.

In case of wake-up by an address mark, the MSB bit of the data is taken into account and not the parity bit

Table 59. Character formats

M bit	PCE bit	Character format
0	0	SB ⁽¹⁾ 8 bit data STB ⁽²⁾
U	1	SB 7-bit data PB ⁽³⁾ STB
1	0	SB 9-bit data STB
ı	1	SB 8-bit data PB STB

- 1. SB = start bit
- 2. STB = stop bit
- 3. PB = parity bit

577

Even parity

The parity bit is calculated to obtain an even number of '1s' inside the character made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Example: data = 00110101; 4 bits set ≥ parity bit is 0 if even parity is selected (PS bit = 0).

Odd parity

The parity bit is calculated to obtain an odd number of '1s' inside the character made of the 7 or 8 LSB bits (depending on whether M is equal to 0 or 1) and the parity bit.

Example: data = 00110101; 4 bits set ≥ parity bit is 1 if odd parity is selected (PS bit = 1).

Transmission mode

If the PCE bit is set then the MSB bit of the data written in the data register is not transmitted but is changed by the parity bit.

Reception mode

If the PCE bit is set, the interface checks if the received data byte has an even number of '1s' if even parity is selected (PS = 0) or an odd number of '1s' if cdd; arity is selected (PS = 1). If the parity check fails, the PE flag is set in the SCISP, register and an interrupt is generated if PCIE is set in the SCICR1 register.

10.5.6 Low power modes

Table 60. Effect of low power modes on CCI

Mode	Description
Wait	No effect on SCI. SCI interrups cause the device to exit from Wait mode.
Halt	SCI registers are frozen. In Halt mode, the SCI stops transmitting/receiving until Halt mode is exited.

10.5.7 Interrupts

หลอ! 61. SCI interrupt control/wake-up capability

350/K	Interrupt event	Event flag	Enable control bit	Exit from WAIT	Exit from HALT
	Transmit data register empty	TDRE	TIE		
10	Transmission complete	TC	TCIE		
	Received data ready to be read	RDRF	RIE		
	Overrun error or LIN synch error detected	OR/LHE	KIE	Yes	No
	Idle line detected	IDLE	ILIE		
	Parity error	PE	PIE		
	LIN header detection	LHDF	LHIE		

The SCI interrupt events are connected to the same interrupt vector (see Section 7: Interrupts).

477

These events generate an interrupt if the corresponding enable control bit is set and the interrupt mask in the CC register is reset (RIM instruction).

10.5.8 SCI mode registers

SCI status register (SCISR)

SCISR					Rese	t value: 1100	0000 (C0h)
7	6	5	4	3	2	1	0
TDRE	TC	RDRF	IDLE	OR ⁽¹⁾	NF ⁽¹⁾	FE ⁽¹⁾	PE ⁽¹⁾
RO	RO	RO	RO	RO	RO	RO	.RO

^{1.} This bit has a different function in LIN mode, please refer to Section 10.5.10: LIN mode registers.

Table 62. SCISR register description

Iai	bie 62.	SCISK register description
Bi	t Name	Function
7	TDRE	Transmit data register empty This bit is set by hardware when the content of the TDR register has been transferred into the shift register. An interrupt is generated if no TIE = 1 in the SCICR2 register. It is cleared by a software sequence (an across to the SCISR register followed by a write to the SCIDR register). 0: Data is not transferred to the shift register 1: Data is transferred to the shift register
6	тс	Transmission complete This bit is set by hardware when transmission of a character containing data is complete. An incomplet is generated if TCIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register). 0: Transmission is not complete 1. Transmission is complete 1. Transmission is complete 1. Transmission is complete 1. Transmission is complete
5	RDRF	Received data ready flag This bit is set by hardware when the content of the RDR register has been transferred to the SCIDR register. An interrupt is generated if RIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register). 0: Data is not received 1: Received data is ready to be read
4	IDLE	Idle line detected This bit is set by hardware when an idle line is detected. An interrupt is generated if the ILIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register). 0: No idle line is detected 1: Idle line is detected Note: The idle bit is not set again until the RDRF bit has been set itself (that is, a new idle line occurs).

Table 62. **SCISR** register description (continued)

Bit	Name			inplion (co	Function			
3	OR	register is interrupt is sequence 0: No Ove 1: Overrur	it is set by ha ready to be it s generated it (an access the rrun error n error detection this bit is se	irdware wher transferred in f RIE = 1 in the o the SCISR red set, RDR regi	to the RDR r ne SCICR2 ro register follo	egister wher egister. It is o wed by a rea	eas RDRF is cleared by a s d to the SCII	still set. An software DR register).
2	NF	Character noise flag This bit is set by hardware when noise is detected on a received character. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register). 0: No noise 1: Noise is detected Note: This bit does not generate interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt.					d by a read	
1	FE	Framing error This bit is set by hardware when a desynct ror ization, excessive noise or a break character is detected. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register). 0: No framing error 1: Framing error or break character detected Note: This bit does not generate an interrupt as it appears at the same time as the RDRF bit which itself generates an interrupt. If the word currently being transferred causes both a frame error and an overrun error, it is transferred and only the OR bit is set.						
0	RE	Parity Parity Parity This bit is set by hardware when a byte parity error occurs (if the PCE bit is set) in receiver mode. It is cleared by a software sequence (a read to the status register followed by an access to the SCIDR data register). An interrupt is generated if PIE = 1 in the SCICR1 register. 0: No parity error 1: Parity error detected						
_46	3,	ol register	1 (SCICR	1)				
SC	ICR1 7	6	E	4	2	Rese	et value: x000	
	7 R8	6 T8	5 SCID	4 M	3 WAKE	PCE ⁽¹⁾	1 PS	0 PIE
L		_						

7	6	5	4	3	2	1	0
R8	Т8	SCID	М	WAKE	PCE ⁽¹⁾	PS	PIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

1. This bit has a different function in LIN mode; please refer to Section 10.5.10: LIN mode registers

Table 63. SCICR1 register description

Bit	Name	Function
7	R8	Receive data bit 8 This bit is used to store the 9th bit of the received word when M = 1.
6	Т8	Transmit data bit 8 This bit is used to store the 9th bit of the transmitted word when M = 1.
5	SCID	Disabled for low power consumption When this bit is set the SCI prescalers and outputs are stopped at the end of the current byte transfer in order to reduce power consumption. This bit is set and cleared by software. 0: SCI enabled 1: SCI prescaler and outputs disabled
4	М	Word length This bit determines the word length. It is set or cleared by software. 0: 1 start bit, 8 data bits, 1 stop bit 1: 1 start bit, 9 data bits, 1 stop bit Note: The M bit must not be modified during a data 'ra' ision (both transmission and reception).
3	WAKE	Wake-up method This bit determines the SCI wake-up method. It is set or cleared by software. 0: Idle line 1: Address mark Note: If the LINE bit is set, the WAKE bit is deactivated and replaced by the LHDM bit
2	PCE	Parity control enable This bit is see and chared by software. It selects the hardware parity control (generation, and detection for byte parity, detection only for LIN parity). 0: Parity control disabled 1: Ya, it control enabled
10	PS	Parity selection This bit selects the odd or even parity when the parity generation/detection is enabled (PCE bit set). It is set and cleared by software. The parity is selected after the current byte. 0: Even parity 1: Odd parity
0	PIE	Parity interrupt enable This bit enables the interrupt capability of the hardware parity control when a parity error is detected (PE bit set). The parity error involved can be a byte parity error (if bit PCE is set and bit LPE is reset) or a LIN parity error (if bit PCE is set and bit LPE is set). 0: Parity error interrupt disabled 1: Parity error interrupt enabled

SCI control register 2 (SCICR2)

SCICR2					Rese	et value: 0000	0000 (00h)
7	6	5	4	3	2	1	0
TIE	TCIE	RIE	ILIE	TE	RE	RWU ⁽¹⁾	SBK ⁽¹⁾
R/W	R/M	R/M	R/W	R/W	R/W	R/W	R/M

^{1.} This bit has a different function in LIN mode; please refer to Section 10.5.10: LIN mode registers.


Table 64. SCICR2 register description

Table 64	. SCICR2 register description
Bit Nan	e Function
7 TIE	Transmitter interrupt enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever TDRE = 1 in the SCICR register
6 TCI	Transmission complete interrupt enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever TC = Lin the SCISR register
5 RIE	Receiver interrupt enable This bit is set and cleared by software 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever OR = 1 or RDRF = 1 in the SCISR regist
4 ILII	Idle line interrupt enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SC interrupt is generated whenever IDLE = 1 in the SCISR register
3 € TE	Transmitter enable This bit enables the transmitter. It is set and cleared by software. 0: Transmitter is disabled 1: Transmitter is enabled Notes: - During transmission, a '0' pulse on the TE bit ('0' followed by '1') sends a preamble (idle line) after the current word When TE is set there is a 1 bit-time delay before the transmission starts.
2 RE	Receiver enable This bit enables the receiver. It is set and cleared by software. 0: Receiver is disabled in the SCISR register 1: Receiver is enabled and begins searching for a start bit

Table 64. SCICR2 register description (continued)

Bit	Name	Function
1	RWU	Receiver wake-up This bit determines if the SCI is in mute mode or not. It is set and cleared by software and can be cleared by hardware when a wake-up sequence is recognized. 0: Receiver in active mode 1: Receiver in mute mode Notes: - Before selecting mute mode (by setting the RWU bit) the SCI must first receive a data byte, otherwise it cannot function in mute mode with wakeup by Idle line detection In Address Mark Detection Wake-up configuration (WAKE bit = 1) the RWU bit cannot be modified by software while the RDRF bit is set.
0	SBK	Send break This bit set is used to send break characters. It is set and cleared by soft ware. 0: No break character is transmitted 1: Break characters are transmitted Note: If the SBK bit is set to '1' and then to '0', the transmitter sends a BREAK word at the end of the current word.

SCI data register (SCIDR)



The data register contains the received or transmitted data character, depending on whether it is read from now titten to.

This register performs a double function (read and write) since it is composed of two registers, one for transmission (TDR) and one for reception (RDR).

The TDR register provides the parallel interface between the internal bus and the output shift register (see *Figure 61*).

The RDR register provides the parallel interface between the input shift register and the internal bus (see *Figure 61*).

SCI baud rate register (SCIBRR)

 SCIBRR
 Reset value: 0000 0000 (00h)

 7
 6
 5
 4
 3
 2
 1
 0

 SCP[1:0]
 SCT[2:0]
 SCR[2:0]
 R/W
 R/W


Note: When LIN slave mode is disabled, the SCIBRR register controls the conventional baud rate generator.

577

Table 65. **SCIBRR** register description

Bit	Name	Function
7:6	SCP[1:0]	First SCI prescaler These 2 prescaling bits allow several standard clock division ranges: 00: PR prescaling factor = 1 01: PR prescaling factor = 3 10: PR prescaling factor = 4 11: PR prescaling factor = 13
5:3	SCT[2:0]	SCI transmitter rate divisor These 3 bits, in conjunction with the SCP1 and SCP0 bits define the total division applied to the bus clock to yield the transmit rate clock in conventional baud rate generator mode: 000: TR dividing factor = 1 001: TR dividing factor = 2 010: TR dividing factor = 4 011: TR dividing factor = 8 100: TR dividing factor = 16 101: TR dividing factor = 32 110: TR dividing factor = 64 111: TR dividing factor = 128
2:0	SCR[2:0]	SCI receiver rate divider These 3 bits, in conjunction with the CCP[1:0] bits define the total division applied to the bus clock to yield the receive rate clock in conventional baud rate generator mode: 000: RR dividing factor = 1 001: RR dividing factor = 2 010: RR dividing factor = 4 011: RP cividing factor = 8 100: 'KR dividing factor = 16 101. KC dividing factor = 32 110. RR dividing factor = 64 111: RR dividing factor = 128

SCI extended receive prescaler division register (SCIERPR)



SCIERPR register description

Bit	Name	Function
7:0	ERPR[7:0]	8-bit extended receive prescaler register The extended baud rate generator is activated when a value other than 00h is stored in this register. The clock frequency from the 16 divider (see <i>Figure 63</i>) is divided by the binary factor set in the SCIERPR register (in the range 1 to 255). The extended baud rate generator is not active after a reset.

SCI extended transmit prescaler division register (SCIETPR)




Table 67. SCIETPR register description

Bit	Name	Function
7:0	ETPR[7:0]	8-bit extended transmit prescaler register The extended baud rate generator is activated when a value other than 50h is stored in this register. The clock frequency from the 16 divider (see Figure 63) is divided by the binary factor set in the SCIETPR register (in the range 1 to 255). The extended baud rate generator is not active after a rese. Note: In LIN slave mode, the conventional and extended baud rate generators are disabled.

10.5.9 LIN mode - functional description

The block diagram of the serial control interface in a slave mode is shown in *Figure 65*. It uses six registers:

- 3 control registers: SCICR1, SC CR2 and SCICR3
- 2 status registers: the SCISR register and the LHLR register mapped at the SCIERPR address
- A baud rate registe. LPR mapped at the SCIBRR address and an associated fraction register LPFR mapped at the SCIETPR address

The bits dedica ec to LIN are located in the SCICR3. Refer to the register descriptions in Section 10.5.10: LIN mode registers for the definitions of each bit.

Entering LIN mode

To use the LINSCI in LIN mode the following configuration must be set in SCICR3 register:

- Clear the M bit to configure 8-bit word length.
- Set the LINE bit.

Master

To enter master mode the LSLV bit must be reset. In this case, setting the SBK bit sends 13 low bits

The baud rate can then be programmed using the SCIBRR, SCIERPR and SCIETPR registers.

In LIN master mode, the conventional prescaler and/or extended prescaler define the baud rate (as in standard SCI mode).

57

Ohar

Slave

Set the LSLV bit in the SCICR3 register to enter LIN slave mode. In this case, setting the SBK bit has no effect.

In LIN slave mode the LIN baud rate generator is selected instead of the conventional prescaler or extended prescaler. The LIN baud rate generator is common to the transmitter and the receiver.

The baud rate can then be programmed using LPR and LPRF registers.

Note:

It is mandatory to set the LIN configuration first before programming LPR and LPRF, because the LIN configuration uses a different baud rate generator from the standard one.


LIN transmission

In LIN mode the same procedure as in SCI mode has to be applied for a LIN transmission.

The procedure to transmit the LIN header is as follows:

- 1. First set the SBK bit in the SCICR2 register to start transmitting a 13-bit LIN synch break.
- 2. Reset the SBK bit.
- 3. Load the LIN synch field (0x55) in the SCIDR register to request synch field transmission.
- 4. Wait until the SCIDR is empty (TDRE bit set in the SCISR register).
- 5. Load the LIN message identifier in the SCiDR register to request identifier transmission.








Figure 65. SCI block diagram in LIN slave mode

LIN reception

In LIN mode the reception of a byte is the same as in SCI mode but the LINSCI has features for handling the LIN header automatically (identifier detection) or semiautomatically (synch break detection) depending on the LIN header detection mode. The detection mode is selected by the LHDM bit in the SCICR3.

Additionally, an automatic resynchronization feature can be activated to compensate for any clock deviation, for more details please refer to *LIN baud rate on page 165*.

LIN header handling by a slave

Depending on the LIN header detection method the LINSCI signals the detection of a LIN header after the LIN synch break or after the identifier has been successfully received.

Note:

It is recommended to combine the header detection function with mute mode. Putting the LINSCI in mute mode allows the detection of headers only and prevents the reception of any other characters.

This mode can be used to wait for the next header without being interrupted by the data bytes of the current message in case this message is not relevant for the application.

Synch break detection (LHDM = 0)

When a LIN synch break is received:

- The RDRF bit in the SCISR register is set. It inclicates that the content of the shift register is transferred to the SCIDR registe, a value of 0x00 is expected for a break.
- The LHDF flag in the SCICR3 register indicates that a LIN synch break field has been detected.
- An interrupt is generated if the LHı⊏ bit in the SCICR3 register is set and the I[1:0] bits are cleared in the CCR register.
- Then the LIN synch field is received and measured.
 - If automatic resynchronization is enabled (LASE bit = 1), the LIN synch field is not transferred to the shift register: There is no need to clear the RDRF bit.
 - If automatic resynchronization is disabled (LASE bit = 0), the LIN synch field is received as a normal character and transferred to the SCIDR register and RDRF is set.

Note:

It. LIN slave mode, the FE bit detects all frame error which does not correspond to a break.

Identifier detection (LHDM = 1)

This case is the same as the previous one except that the LHDF and the RDRF flags are set only after the entire header has been received (this is true whether automatic resynchronization is enabled or not). This indicates that the LIN identifier is available in the SCIDR register.

Note:


During LIN synch field measurement, the SCI state machine is switched off: No characters are transferred to the data register.

LIN slave parity

In LIN slave mode (LINE and LSLV bits are set) LIN parity checking can be enabled by setting the PCE bit.


In this case, the parity bits of the LIN identifier field are checked. The identifier character is recognized as the third received character after a break character (included) (see *Figure 66*).

Figure 66. LIN header



The bits involved are the two MSB positions (7th and 8th bits if M = 0; 8th and 9th bits if M = 0) of the identifier character. The check is performed as specified in *Figure 67* by the LIN specification.

Figure 67. LIN identifier



LIN error detection

LIN header error flag

The LIN header error flag indicates that an invalid LIN header has been detected.

When a LIN header error occurs:

- The LHE flag is set.
- An interrupt is generated if the RIE bit is set and the I[1:0] bits are cleared in the CCR register.

If autosynchronization is enabled (LASE bit = 1), this can mean that the LIN synch field is corrupted, and that the SCI is in a blocked state (LSF bit is set). The only way to recover is to reset the LSF bit and then to clear the LHE bit.

The LHE bit is reset by an access to the SCISR register followed by a read of the SCIDR register.

LHE/OVR error conditions

When auto resynchronization is disabled (LASE bit = 0), the LHE flag detects the following:

- The received LIN synch field is not equal to 55h.
- An overrun has occurred (as in standard SCI mode).

Furthermore, if LHDM is set it also detects that a LIN header reception timeout occurred (only if LHDM is set).

577

When the LIN auto-resynchronization is enabled (LASE bit = 1), the LHE flag detects the following:

- The deviation error on the synch field is outside the LIN specification which allows up to \pm 15.5% of period deviation between the slave and master oscillators.
- A LIN header reception timeout has occurred. If T_{HEADER} > T_{HEADER_MAX} then the LHE flag is set (only if LHDM is set to 1), see Figure 68.
- An overflow during the synch field measurement, which leads to an overflow of the divider registers. If LHE is set due to this error then the SCI goes into a blocked state (LSF bit is set).
- An overrun has occurred on fields other than the synch field (as in standard SCI mode).

Deviation error on the synch field

The deviation error is checked by comparing the current baud rate (relative to the slave oscillator) with the received LIN synch field (relative to the master oscillator). Two checks are performed in parallel:

• The first check is based on a measurement between the first falling edge and the last falling edge of the synch field. Let us refer to this period deviation as D:

If the LHE flag is set, it means that:

D > 15.625%

If LHE flag is not set, it means that:

D < 16.40625%

If $15.625\% \le D < 16.40625\%$, then the flac can be either set or reset depending on the dephasing between the signal on the RDI line and the CPU clock.

• The second check is baced on the measurement of each bit time between both edges of the synch field: this checks that each of these bit times is large enough compared to the bit time of the current baud rate.


When LHE is set due to this error then the SCI goes into a blocked state (LSF bit is set).

LIN header time-out error

When the LIN identifier field detection method is used (by configuring LHDM to 1) or when LIL suto-resynchronization is enabled (LASE bit = 1), the LINSCI automatically monitors the Theader Max condition given by the LIN protocol.

If the entire header (up to and including the STOP bit of the LIN identifier field) is not received within the maximum time limit of 57 bit times then a LIN header error is signalled and the LHE bit is set in the SCISR register.

Figure 68. LIN header



577

The time-out counter is enabled at each break detection. It is stopped in the following situations:

- A LIN identifier field has been received
- An LHE error occurred (other than a timeout error)
- A software reset of LSF bit (transition from high to low) occurred during the analysis of the LIN synch field
- The LHE bit is set due to this error during the LIN synchr field (if LASE bit = 1) then the SCI goes into a blocked state (LSF bit is set)

If LHE bit is set due to this error during fields other than LIN synch field or if LASE bit is reset then the current received header is discarded and the SCI searches for a new break field.

Note on LIN header time-out limit

According to the LIN specification, the maximum length of a LIN header which does not cause a timeout is equal to 1.4 * $(34 + 1) = 49 T_{BIT\ MASTER}$.

T_{BIT MASTER} refers to the master baud rate.

When checking this timeout, the slave node is desynchronized for the reception of the LIN break and synch fields. Consequently, a margin must be allowed, taking into account the worst case: This occurs when the LIN identifier lasts exactly 10 T_{BIT_MASTER} periods. In this case, the LIN break and synch fields last 49 - 10 = 39 T_{AIT_MASTER} periods.

Assuming the slave measures these first 39 bits with a desynchronized clock of 15.5%. This leads to a maximum allowed header length co

 $39 \times (1/0.845) T_{BIT MASTER} + 10 T_{BIT MASTER} = 56.15 T_{BIT SLAVE}$

A margin is provided so that the time-out occurs when the header length is greater than 57 T_{BIT_SLAVE} periods. If it is less than or equal to 57 T_{BIT_SLAVE} periods, then no timeout occurs.

LIN header length

Even if no time out occurs on the LIN header, it is possible to have access to the effective LIN header is not. (FHEADER) through the LHL register. This allows monitoring the TFRAME_MAX condition given by the LIN protocol, at software level.

this leature is only available when LHDM bit = 1 or when LASE bit = 1.

Mute mode and errors

In mute mode when LHDM bit = 1, if an LHE error occurs during the analysis of the LIN synch field or if a LIN header time-out occurs then the LHE bit is set but it does not wake up from mute mode. In this case, the current header analysis is discarded. If needed, the software has to reset LSF bit. Then the SCI searches for a new LIN header.

In mute mode, if a framing error occurs on data (which is not a break), it is discarded and the FE bit is not set.

When LHDM bit = 1, any LIN header which respects the following conditions causes a wake-up from mute mode:

- A valid LIN break field (at least 11 dominant bits followed by a recessive bit).
- A valid LIN synch field (without deviation error).
- A LIN identifier field without framing error. Note that a LIN parity error on the LIN identifier field does not prevent wake-up from mute mode.
- No LIN header time-out should occur during header reception.

577

ار د

t_{CPU} = CPU period

t_{BR} = Baud rate period

SM = Synch measurement register (15 bits)

t_{BR} = 16.LP.t_{CPU}

LIN synch break

Extra

Start

bit

Measurement = 8.T_{BR} = SM.t_{CPU}

LPR(r)

LPR(r)

LPR(n+1)

LPR = t_{BR}/(16.t_{CPU}) = rounding (SM/128)

Figure 69. LIN synch field measurement

LIN baud rate

Baud rate programming is done by writing a value in the LPR prescaler or performing an automatic resynchronization as described below.

Automatic resynchronization

To automatically adjust the baud rate based on measurement of the LIN synch field:

- Write the nominal LIN prescaler value (Usually depending on the nominal baud rate) in the LPFR/LPR registers.
- Set the LASE bit to enable the auto synchronization unit.

When auto synchronization is enabled, after each LIN synch break, the time duration between five falling edges on FCI is sampled on f_{CPU} and the result of this measurement is stored in an internal 15 bit register called SM (not user accessible) (see *Figure 69*). Then the LDIV value (and its associated LPFR and LPR registers) are automatically updated at the end of the fith fairing edge. During LIN synch field measurement, the SCI state machine is stopped and no data is transferred to the data register.

LIN slave baud rate generation

in LIN mode, transmission and reception are driven by the LIN baud rate generator.

LIN master mode uses the extended or conventional prescaler register to generate the baud rate.

If LINE bit = 1 and LSLV bit = 1 then the conventional and extended baud rate generators are disabled. Thus, the baud rate for the receiver and transmitter are both set to the same value, which depends on the LIN Slave baud rate generator:

Equation 9

$$Tx = Rx = \frac{f_{CPU}}{(16 \cdot LDIV)}$$

where

LDIV is an unsigned fixed point number. The mantissa is coded on 8 bits in the LPR register and the fraction is coded on 4 bits in the LPFR register.

If LASE bit = 1 then LDIV is automatically updated at the end of each LIN synch field.




Three registers are used internally to manage the auto-update of the LIN divider (LDIV):

- LDIV_NOM (nominal value written by software at LPR/LPFR addresses).
- LDIV_MEAS (results of the field synch measurement).
- LDIV (used to generate the local baud rate).

The control and interactions of these registers is explained in *Figure 70* and *Figure 71*. It depends on the LDUM bit setting (LIN divider update method)

Note:

As explained in Figure 70 and Figure 71, LDIV can be updated by two concurrent actions: a transfer from LDIV_MEAS at the end of the LIN sync field and a transfer from LDIV_NOM due to a software write of LPR. If both operations occur at the same time, the transfer from LDIV_NOM has priority.






Figure 71. LDIV read/write operations when LDUM = 1

LINSCI clock tolerance

LINSCI clock tolerance when unsynchronized

When LIN slaves are unsynchronized (meaning no characters have been transmitted for a relatively long time), the maximum tolerated deviation of the LINSCI clock is ±15%.

If the deviation is within this range then the LIN synch break is detected properly when a new reception occurs.

This is made possible by the fact that masters send 13 low bits for the LIN synch break, which can be interpreted as 11 low bits (13 bits - 15% = 11.05) by a 'fast' slave and then considered ε s a LiN synch break. According to the LIN specification, a LIN synch break is valid vinen its duration is greater than t_{SBRKTS} = 10. This means that the LIN synch break must last at least 11 low bits.

Note:

If the period desynchronization of the slave is +15% (slave too slow), the character '00h' which represents a sequence of 9 low bits must not be interpreted as a break character (9 bits + 15% = 10.35). Consequently, a valid LIN synch break must last at least 11 low bits.

LINSCI clock tolerance when synchronized

When synchronization has been performed, following reception of a LIN synch break, the LINSCI, in LIN mode, has the same clock deviation tolerance as in SCI mode, which is explained below:

During reception, each bit is oversampled 16 times. The mean of the 8th, 9th and 10th samples is considered as the bit value.

Consequently, the clock frequency should not vary more than 6/16 (37.5%) within one bit.

The sampling clock is resynchronized at each start bit, so that when receiving 10 bits (one start bit, 1 data byte, 1 stop bit), the clock deviation should not exceed 3.75%.

Clock deviation causes

The causes which contribute to the total deviation are:

D_{TRA}: deviation due to transmitter error.

Note:


The transmitter can be either a master or a slave (in case of a slave listening to the response of another slave).

- D_{MEAS}: error due to the LIN synch measurement performed by the receiver.
- D_{QUANT}: error due to the baud rate quantization of the receiver.
- D_{REC}: deviation of the local oscillator of the receiver: This deviation can occur during the reception of one complete LIN message assuming that the deviation has been compensated at the beginning of the message.
- D_{TCL}: deviation due to the transmission line (generally due to the transceivers)

All the deviations of the system should be added and compared to the LINSCI cluck tolerance:

 $D_{TRA} + D_{MEAS} + D_{QUANT} + D_{REC} + D_{TCL} < 3.75\%$





Firor due to LIN synch measurement

The LIN synch field is measured over eight bit times.

This measurement is performed using a counter clocked by the CPU clock. The edge detections are performed using the CPU clock cycle.

This leads to a precision of 2 CPU clock cycles for the measurement which lasts 16*8*LDIV clock cycles.

Consequently, this error (D_{MFAS}) is:

2/(128*LDIV_{MIN}).

LDIV_{MIN} corresponds to the minimum LIN prescaler content, leading to the maximum baud rate, taking into account the maximum deviation of $\pm 15\%$.

Error due to baud rate quantization

The baud rate can be adjusted in steps of 1/(16 * LDIV). The worst case occurs when the 'real' baud rate is in the middle of a step.

This leads to a quantization error (D_{QUANT}) equal to $1/(2*16*LDIV_{MIN})$.

Impact of clock deviation on maximum baud rate

The choice of the nominal baud rate (LDIV_{NOM}) influences both the quantization error (D_{QUANT}) and the measurement error (D_{MEAS}) . The worst case occurs for LDIV_{MIN}.

Consequently, at a given CPU frequency, the maximum possible nominal baud rate (LPR_{MIN}) should be chosen with respect to the maximum tolerated deviation given by the

$$D_{TRA} + 2/(128*LDIV_{MIN}) + 1/(2*16*LDIV_{MIN}) + D_{RFC} + D_{TCI} < 3.75\%$$

Example:

A nominal baud rate of 20Kbits/s at T_{CPU} = 125ns (8 MHz) leads to $I E IV_{JOM}$ = 25d

$$LDIV_{MIN} = 25 - 0.15*25 = 21.25$$

$$D_{MEAS} = 2/(128*LDIV_{MIN}) * 100 = 0.00073\%$$

$$D_{OLIANT} = 1/(2*16*LDIV_{MIN}) * 100 = 0.0015\%$$

LIN slave systems

For LIN slave systems (the LINE and Lo. V b.ts are set), receivers wake up by LIN synch break or LIN identifier detection (depending on the LHDM bit).

Hot plugging feature for LIN slave nodes

In LIN slave mute mode 'the LiNE, LSLV and RWU bits are set) it is possible to hot plug to a network during an oncoing communication flow. In this case the SCI monitors the bus on the RDI line until 11 consecutive dominant bits have been detected and discards all the other bits received.

LIN mode registers 10.5.10

SCI status register (SCISR)

0/6	SCI status	s register	(SCISR)					
01050	SCISR					Rese	t value: 1100	0000 (C0h)
O.	X (27)	6	5	4	3	2	1	0
	TDRE	TC	RDRF	IDLE	LHE	NF	FE	PE
0/050	RO	RO	RO	RO	RO	RO	RO	RO

Table 68. SCISR register description⁽¹⁾

10	abie 68.	SCISK register description(*)
E	Bit Name	Function
	7 TDRE	Transmit data register empty This bit is set by hardware when the content of the TDR register has been transferred into the shift register. An interrupt is generated if the TIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register). 0: Data is not transferred to the shift register 1: Data is transferred to the shift register
	6 TC	Transmission complete This bit is set by hardware when transmission of a character containing data is complete. An interrupt is generated if TCIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a write to the SCIDR register). 0: Transmission is not complete 1: Transmission is complete Note: TC is not set after the transmission of a preamble or a preamble or a preamble.
	5 RDRF	Received data ready flag This bit is set by hardware when the content of the RDR register has been transferred to the SCIDR register. An interrupt is generated in RIE = 1 in the SCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register). 0: Data is not received 1: Received data is ready to be read
	4 IDLE	Idle line detected This bit is set by hardware when an idle line is detected. An interrupt is generated if the ILIE = 1 in the CCICR2 register. It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register). 0: No io 9 line is detected 1: Idle line is detected Note: The idle bit is not set again until the RDRF bit has been set itself (that is, a new idle line occurs).
Obsoles Obsoles	3 LHE	LIN header error During LIN header this bit signals three error types: The LIN synch field is corrupted and the SCI is blocked in LIN Synch state (LSF bit = 1). A timeout occurred during LIN header reception. An overrun error was detected on one of the header field (see OR bit description in SCI status register (SCISR) on page 152). An interrupt is generated if RIE = 1 in the SCICR2 register. If blocked in the LIN synch state, the LSF bit must first be reset (to exit LIN synch field state and then to be able to clear LHE flag). Then it is cleared by the following software sequence: An access to the SCISR register followed by a read to the SCIDR register. 0: No LIN Header error 1: LIN Header error detected Note: Apart from the LIN header this bit signals an overrun error as in SCI mode, (see description in SCI status register (SCISR) on page 152).

Table 68. SCISR register description⁽¹⁾ (continued)

Bit	Name	Function
2	NF	Noise flag In LIN master mode (LINE bit = 1 and LSLV bit = 0) this bit has the same function as in SCI mode, please refer to SCI status register (SCISR) on page 152. In LIN slave mode (LINE bit = 1 and LSLV bit = 1) this bit has no meaning.
1	FE	Framing error In LIN slave mode, this bit is set only when a real framing error is detected (if the stop bit is dominant (0) and at least one of the other bits is recessive (1). It is not set when a break occurs, the LHDF bit is used instead as a break flag (if the LHDM bit = 0). It is cleared by a software sequence (an access to the SCISR register followed by a read to the SCIDR register). 0: No framing error 1: Framing error detected
0	PE	Parity error This bit is set by hardware when a LIN parity error occurs (if the FCE bit is set) in receiver mode. It is cleared by a software sequence (a reac to the status register followed by an access to the SCIDR data register). An ir terrupt is generated if PIE = 1 in the SCICR1 register. 0: No LIN parity error 1: LIN parity error detected

^{1.} Bits 7:4 have the same function as in SCI mode, please refer to SCI status register (SCISR) on page 152.

SCI control register 1 (SCICR1)

SCICR1 Reset value: x000 0000 (x0h) 7 6 2 0 SCID PCE R8 M WAKE Reserved PIE 8T R/W R/W R/W 5,11 R/W R/W R/W

Table 63. SCICR1 register description⁽¹⁾

	Table 6.1.		SCICR1 register description (7)
10	∟ ?iւ	Name	Function
a/\S0\\	7	R8	Receive data bit 8 This bit is used to store the 9th bit of the received word when M = 1.
06	6	Т8	Transmit data bit 8 This bit is used to store the 9th bit of the transmitted word when M = 1.
Obsoli	5	SCID	Disabled for low power consumption When this bit is set the SCI prescalers and outputs are stopped and the end of the current byte transfer in order to reduce power consumption. This bit is set and cleared by software. 0: SCI enabled 1: SCI prescaler and outputs disabled

SCICR1 register description⁽¹⁾ (continued) Table 69.

Bit	Name	Function						
4	M	Word length This bit determines the word length. It is set or cleared by software. 0: 1 start bit, 8 data bits, 1 stop bit 1: 1 start bit, 9 data bits, 1 stop bit Note: The M bit must not be modified during a data transfer (both transmission and reception).						
3	WAKE	Wake-up method This bit determines the SCI wake-up method. It is set or cleared by software. 0: Idle line 1: Address mark Note: If the LINE bit is set, the WAKE bit is deactivated and replaced by the LPDM bit.						
2	PCE	Parity control enable This bit is set and cleared by software. It selects the hardware parity control for LIN identifier parity check. 0: Parity control disabled 1: Parity control enabled When a parity error occurs, the PE bit in the SCICR register is set.						
1	-	Reserved, must be kept cleared						
0	PIE	Parity interrupt enable This bit enables the interrupt <code>capebrlity</code> of the hardware parity control when a parity error is detected (PE bit s at). The parity error involved can be a byte parity error (if bit PCE is set and bit LPE is reset) or a LIN parity error (if bit PCE is set and bit LPE is set). 0: Parity error interrupt disabled 1: Parity error interrupt enabled						

^{1.} Bits 7:3 and bit 0 have the same function as in SCI mode; please refer to SCI control register 1 (SCICR1)

SCI control register 2 (SCICR2)




Table 70. SCICR2 register description⁽¹⁾

Bit	Name	Function					
7	TIE	Transmitter interrupt enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever TDRE = 1 in the SCISR register					
6	TCIE	Transmission complete interrupt enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever TC = 1 in the SCISR register					

SCICR2 register description⁽¹⁾ (continued) Table 70.

E	Bit Name	Function
	5 RIE	Receiver interrupt enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever OR = 1 or RDRF = 1 in the SCISR register
	4 ILIE	Idle line interrupt enable This bit is set and cleared by software. 0: Interrupt is inhibited 1: An SCI interrupt is generated whenever IDLE = 1 in the SCISR register
	3 TE	Transmitter enable This bit enables the transmitter. It is set and cleared by software. 0: Transmitter is disabled 1: Transmitter is enabled Notes: - During transmission, a '0' pulse on the TE bit ('0' followed by 1') sends a preamble (idle line) after the current word When TE is set there is a 1 bit-time delay before the transmission starts.
	2 RE	Receiver enable This bit enables the receiver. It is set and cleared by software. 0: Receiver is disabled in the SCISR register 1: Receiver is enabled and begins equicining for a start bit
	1 RWU	Receiver wake-up This bit determines if the SCL is in mute mode or not. It is set and cleared by software and can be cleared by nardware when a wake-up sequence is recognized. 0: Receiver in active mode 1: Receiver in mute mode Notes - Nute mode is recommended for detecting only the header and avoiding the reception of any other characters. For more details please refer to LIN reception on page 161. - In LIN slave mode, when RDRF is set, the software can not set or clear the RWU bit.
0,020.	0 SBK	Send break This bit set is used to send break characters. It is set and cleared by software. 0: No break character is transmitted 1: Break characters are transmitted Note: If the SBK bit is set to '1' and then to '0', the transmitter sends a BREAK word at the end of the current word.
Opsole	Bits 7:2 h page 155	have the same function as in SCI mode; please refer to SCI control register 2 (SCICR2) on 5.

SCI control register 3 (SCICR3)


SCICR3 Reset value: 0000 0000 (00h) 7 6 5 4 3 2 0 1 LDUM LINE, LSLV LASE LHDM LHIE LHDF LSF R/W R/W R/W R/W R/W R/W R/W

Table 71. SCICR3 register description

Bi	t Name	Function
7	LDUM	LIN divider update method This bit is set and cleared by software and is also cleared by hardware (when RDRF = 1). It is only used in LIN slave mode. It determines how the LIN divider can be updated by software. 0: LDIV is updated as soon as LPR is written (if no auto synchronization update occurs at the same time) 1: LDIV is updated at the next received character (when RDRF = 1) after a write to the LPR register Notes: - If no write to LPR is performed between the setting of LDUM bit and the reception of the next character, LDIV is updated with the old value. - After LDUM has been set, if is cossible to reset the LDUM bit by software. In this case, LDIV can be modified by writing into LPR/LPFR registers.
005018	5 LII E, LSLV	LIN mode enable bits These bits configure the LIN mode: 0x: LIN mode disabled 10: LIL imagier mode 11: LIN slave mode The LIN master configuration enables the cabability to send LIN synch breaks (13 low bits) using the SBK bit in the SCICR2 register. The LIN slave configuration enables: The LIN slave baud rate generator. The LIN divider (LDIV) is then represented by the LPR and LPFR registers. The LPR and LPFR registers are read/write accessible at the address of the SCIBRR register and the address of the SCIETPR register. Management of LIN headers LIN synch break detection (11-bit dominant) LIN wake-up method (see LHDM bit) instead of the normal SCI wake-up method Inhibition of break transmission capability (SBK has no effect) LIN parity checking (in conjunction with the PCE bit)
00501	LASE	LIN auto synch enable This bit enables the auto synch unit (ASU). It is set and cleared by software. It is only usable in LIN slave mode. 0: Auto synch unit disabled 1: Auto synch unit enabled

Table 71. **SCICR3** register description (continued)


Bit	Name	Function
3	LHDM	LIN header detection method This bit is set and cleared by software. It is only usable in LIN slave mode. It enables the header detection method. In addition if the RWU bit in the SCICR2 register is set, the LHDM bit selects the wake-up method (replacing the WAKE bit). 0: LIN synch break detection method 1: LIN identifier field detection method
2	LHIE	LIN header interrupt enable This bit is set and cleared by software. It is only usable in LIN slave mode. 0: LIN header interrupt is inhibited 1: An SCI interrupt is generated whenever LHDF = 1
1	LHDF	LIN header detection flag This bit is set by hardware when a LIN header is detected and cleared by a software sequence (an access to the SCISR register followed by a read of the SCICR3 register). It is only usable in LIN slave mode. 0: No LIN header detected 1: LIN header detected Note: The header detection method decords on the LHDM bit: - If LHDM = 0, a header is detected as a LIN synch break - If LHDM = 1, a header is detected as a LIN Identifier, meaning that a LIN synch break field + a LIN synch field - a LIN identifier field have been consecutively received.
0	LSF	LIN synch field state This bit indicates that the LIN synch field is being analyzed. It is only used in LIN slave mode. In auto synchronization mode (LASE bit = 1), when the SCI is in the LIN synch field state it waits or counts the falling edges on the RDI line. It is cot by hardware as soon as a LIN synch break is detected and cleared by hardware when the LIN synch field analysis is finished (see <i>Figure 73</i>). This bit can also be cleared by software to exit LIN Synch state and return to idle mode. 0: The current character is not the LIN synch field 1: LIN synch field state (LIN synch field undergoing analysis)



10.5.11 LIN divider (LDIV) registers

LDIV is coded using the two registers LPR and LPFR. In LIN slave mode, the LPR register is accessible at the address of the SCIBRR register and the LPFR register is accessible at the address of the SCIETPR register.

LIN prescaler register (LPR)



LPR register description Table 72.

Bit	Name	Function
7:0	LPR[7:0]	LIN prescaler (mantissa of LDIV) These 8 bits define the value of the mantissa of the LDIV (see <i>Table 73</i>).

Table 73. LIN mantissa rounded values

LPR[7:0]	ั้งเวเลตed mantissa (LDIV)
00h	SCI clock disabled
01h	40
-	
FEh	254
FFh	255

Caution:

LPR and LPFR registers have different meanings when reading or writing to them. Consequantly bit manipulation instructions (BRES or BSET) should never be used to modify the LPN [7:0] bits, or the LPFR[3:0] bits.

L'N prescaler fraction register (LPFR)




Table 74. LPFR register description

Bit	Name	Function
7:4	-	Reserved
3:0	LPFR[3:0]	Fraction of LDIV These 4 bits define the fraction of the LDIV (see <i>Table 75</i>).

Table 75. **LDIV** fractions

LPFR[3:0]	Fraction (LDIV)
0h	0
1h	1/16
Eh	14/16
Fh	15/16

Note:

- When initializing LDIV, the LPFR register must be written first. Then, the write to the LPR register effectively updates LDIV and so the clock generation.
- In LIN Slave mode, if the LPR[7:0] register is equal to 00h, the transceiver and receiver input 2 te Product(s) clocks are switched off.

Examples of LDIV coding

Example 1: LPR = 27d and LPFR = 12d

This leads to:

Mantissa (LDIV) = 27d

Fraction (LDIV) = 12/16 = 0.75d

Therefore LDIV = 27.75d

Example 2: LDIV = 25.62d

This leads to:

LPFR = rounded(16*0.62d) = rounded(9.92d) = 10d = Ah

LPR = mantissa (25.6.20d) = 25d = 1Bh

Example 3: LDIV = 25.993

This leads to:

LPFR = rounded(16*0.99d) = rounded(15.84d) = 16d

The carry must be propagated to the mantissa: LPR = mantissa (25.99) + 1 = 26d = 1Ch.

่ IN header length register (LHLR)

Reset value: 0000 0000 (00h) 2 LHLR[7:0]

RO

In LIN slave mode when LASE = 1 or LHDM = 1, the LHLR register is accessible at the address of the SCIERPR register.

Otherwise this register is always read as 00h.

Table 76. LHLR register description

Bit	Name	Function				
7:0	LHLR[7:0]	LIN header length This is a read-only register, which is updated by hardware if one of the following conditions occurs: After each break detection, it is loaded with 'FFh' If a timeout occurs on T _{HEADER} , it is loaded with 00h After every successful LIN header reception (at the same time as the setting of LHDF bit), it is loaded with a value (LHL) which gives access to the number of bit times of the LIN header length (T _{HEADER}). The coding of this value is explained below.				

LHL register coding:

Table 77. LIN header mantissa values

	explained below.					
LHL register coding:						
T _{HEADER_MAX} =	$T_{HEADER_MAX} = 57$					
LHL (7:2) repres	sents the mar	ntissa of (57 - T _{HEADER}) (see <i>Ta</i>	able 77)			
LHL (1:0) repres	sents the frac	tion (57 - T _{HEADER}) (see <i>Table</i>	78)			
Table 77. LIN	N header ma	ntissa values	P1 (5)			
LHL[7	7:2]	Mantissa (57 - T _{H."Al Er.})	Mantissa (T _{HEADER})			
0h		0	57			
1h			56			
		0 16				
39h	1	56	1			
3Ał	1	57	0			
3Bh	ווי	58	Never occurs			
	O, o					
3±1	n (62	Never occurs			
3Ft		63	Initial value			

LIN header fractions

			•••
	3Eh	62	Never occurs
× (2)	3Fh	63	Initial value
Vable 1	78. LIN header fr	ractions	
SO.	LHL[1:0]	Fraction (5	7 - T _{HEADER})
.0.	0h		0
18	1h	1	/4
	2h	1	/2

Examples of LHL coding:

Example 1: LHL = 33h = 001100 11b

LHL(7:3) = 1100b = 12d

LHL(1:0) = 11b = 3d

This leads to:

Mantissa (57 - T_{HFADFR}) = 12d

Fraction (57 - T_{HEADER}) = 3/4 = 0.75

Therefore:

 $(57 - T_{HEADER}) = 12.75d$ and $T_{HEADER} = 44.25d$

SCI register map and reset values

Table 79. SCI register map and reset values

(HEADER/		ADEK .						
Example 2:									
57 - T _{HEADER} = 36.21d									
LH	LHL(1:0) = rounded(4*0.21d) = 1d								
LH	LHL(7:2) = Mantissa (36.21d) = 36d = 24h								
Th	57 - T _{HEADER} = 36.21d LHL(1:0) = rounded(4*0.21d) = 1d LHL(7:2) = Mantissa (36.21d) = 36d = 24h Therefore LHL(7:0) = 10010001 = 91h Example 3: 57 - T _{HEADER} = 36.90d LHL(1:0) = rounded(4*0.90d) = 4d The carry must be propagated to the matissa: LHL(7:2) = Mantissa (36.90d) + 1 = 37d								
Exampl	e 3:					~ *	0,		
57	$-T_{HEADER} = 36.90d$					O,			51
LH	L(1:0) = rounded(4*0.9)	0d) = 4d			<u> </u>	0,		$(C_{f'})$	
Th	e carry must be propag	ated to t	he matis	sa:	10)		A	7,	
LH	L(7:2) = Mantissa (36.9	90d) + 1	= 37d		$O_{I_{\mathcal{O}}}$		10°		
	erefore LHL(7:0) = 101	,		100		O,			
	, ,)\	S	0,			
SCI registe	er map and reset va	lues			10)				
Table 79.	SCI register map and	rese; v	alues		$O_{I_{\alpha}}$				
Addr. (Hex.)		7	6	5	4	3	2	1	0
	SCI1SR	TDRE	TC	RDRF	IDLE	OR/LHE	NF	FE	PE
0018h	Reset value	1	1	0	0	0 0	0	0	0
	SCI1Di`	DR7	DR6	DR5	DR4	DR3	DR2	DR1	DR0
0019h	R set value		-	-	-	-	-	-	-
16	SCI1BRR	SCP1	SCP0	SCT2	SCT1	SCT0	SCR2	SCR1	SCR0
001Ał	LPR (LIN slave mode)	LPR7	LPR6	LPR5	LPR4	LPR3	LPR2	LPR1	LPR0
02	Reset value	0	0	0	0	0	0	0	0
001Bh	SCI1CR1	R8	T8	SCID	M	WAKE	PCE	PS	PIE
10	Reset value	X	0	0	0	0	0	0	0
001Ch	SCI1CR2 Reset value	TIE 0	TCIE 0	RIE 0	ILIE 0	TE 0	RE 0	RWU 0	SBK 0
5							_		
001Dh	SCI1CR3 Reset Value	LDUM 0	LINE 0	LSLV 0	LASE 0	LHDM 0	LHIE 0	LHDF 0	LSF 0
		ERPR			ERPR	ERPR3	ERPR	ERPR	
001Eh	SCI1ERPR LHLR (LIN slave mode)	LHL7	ERPR LHL6	ERPR LHL5	LHL4	LHL3	LHL2	LHL1	ERPR LHL0
	Reset value	0	0	0	0	0	0	0	0
	SCI1TPR	ETPR7	ETPR6	ETPR5	ETPR4	ETPR3	ETPR2	ETPR1	ETPR0
001Fh	LPRF (LIN slave mode)	0	0	0	0	LPRF3	LPRF2	LPRF1	LPRF0
	Reset value	0	0	0	0	0	0	0	0

10.6 Motor controller (MTC)

10.6.1 Introduction

The ST7 motor controller (MTC) can be seen as a three-phase pulse width modulator multiplexed on six output channels and a back electromotive force (BEMF) zero-crossing detector for sensorless control of permanent magnet direct current (PM BLDC) brushless motors.

The MTC is particularly suited to driving brushless motors (either induction or permanent magnet types) and supports operating modes like:

- Commutation step control with motor voltage regulation and current limitation
- Commutation step control with motor current regulation, that is, direct torque control
- Position sensor or sensorless motor phase commutation control (six-step moco)
- BEMF zero-crossing detection with high sensitivity. The integrated phase voltage comparator is directly referred to the full BEMF voltage without any attenuation. A BEMF voltage down to 200mV can be detected, providing high noise immunity and self-commutated operation in a large speed range.
- Realtime motor winding demagnetization detection for fir +-tuning the phase voltage masking time to be applied before BEMF monitoring.
- Automatic and programmable delay between 3[-MF zero-crossing detection and motor phase commutation.
- PWM generation for three-phase sinewave or three-channel independent PWM signals.

Table 80. MTC functional blocks

	Section	Page
	Input detection block	189
	Input pins	189
	S. inc ande	192
	D event detection	193
16	Z event detection	195
60,	Demagnetization (D) event	197
002	Z event generation (BEMF zero crossing)	200
	Protection for ZH event detection	201
	Position sensor mode	202
2050	Sampling block	203
Oh	Commutation noise filter	206
	Speed sensor mode	208
	Tachogenerator mode	209
	Encoder mode	210
	Summary	211

Table 80. MTC functional blocks (continued)

Section	Page
Delay manager	213
Switched mode	214
Autoswitched mode	217
Debug option	219
Built-in checks and controls for simulated events	221
Speed measurement mode	227
Summary	233
PWM manager	234
Voltage mode	251
Over current handling in voltage mode	234
Current mode	235
Current feedback comparator	235
Current feedback amplifier	237
Measurement window	237
Channel manager	240
MPHST phase state register	242
Emergency feature	243
Deadtime generator	245
Programmable choope:	251
PWM generator ะ่งาง	252
Main fea ures	252
Fu. ctional description	253
Prescaler	253
PWM operating mode	254
Repetition down-counter	257
PWM interrupt generation	257
PWM interrupt generation Timer resynchronization PWM generator initialization and start-up	258
PWM generator initialization and start-up	259

5//

Table 81. MTC registers

Register	Description	Register page (RPGS bit)	Page
MTIM	Timer counter register	0	260
MTIML	Timer counter register LSB (mode dependent)	0	260
MZPRV	Capture Z _{n-1} register	0	260
MZREG	Capture Z _n register	0	261
MCOMP	Compare C _{n+1} register	0	261
MDREG	Demagnetization register	0	261
MWGHT	A _n weight register	0	262
MPRSR	Prescaler and sampling register	0	2.32
MIMR	Interrupt mask register	0	263
MISR	Interrupt status register	0///	264
MCRA	Control register A		265
MCRB	Control register B	0	268
MCRC	Control register C	0,10	270
MPHST	Phase state register	0	271
MCFR	Motor current feedback register	0	272
MDFR	Motor D event filter register	0	273
MREF	Reference register	0	275
MPCR	PWM control registe:	0	276
MREP	Repetition counter register	0	277
MCPWH	Co: หลาง phase W preload register high	0	277
MCPWL	Compare phase W preload register low	0	277
MCPV ₁	Compare phase V preload register high	0	278
MOPVL	Compare phase V preload register low	0	278
MCPUH	Compare phase U preload register high	0	278
MCPUL	Compare phase U preload register low	0	279
МСР0Н	Compare 0 preload register high	0	279
MCP0L	Compare 0 preload register low	0	279
MDTG	Deadtime generator register	1	280
MPOL	Polarity register	1	282
MPWME	PWM register	1	283
MCONF	Configuration register	1	284
MPAR	Parity register	1	285
MZFR	Motor Z event filter register	1	286
MSCR	Motor sampling clock register	1	288
	.1	i .	

182/371

10.6.2 Main features

- 2 on-chip analog comparators: one for BEMF zero-crossing detection, the other for current regulation or limitation
- 7 selectable reference voltages for the hysteresis comparator (0.2V, 0.6V, 1V, 1.5V, 2V, 2.5V, 3.5V) and the possibility to select an external reference pin (MCVREF).
- 8-bit timer (MTIM) with three compare registers and two capture features, which may be used as the delay manager of a speed measurement unit
- Measurement window generator for BEMF zero-crossing detection
- Filter option for the zero-crossing detection
- Auto-calibrated prescaler with 16 division steps
- 8x8-bit multiplier
- Phase input multiplexer
- Sophisticated output management:
 - The six output channels can be split into two groups (high and low)
 - The PWM signal can be multiplexed on high, low or both (rcups, alternatively or simultaneously, for six-step motor drives.
 - 12-bit PWM generator with full modulation capability (0 and 100% duty cycle), edge or center-aligned patterns
 - Dedicated interrupt for PWM duty cycles undating and associated PWM repetition counter
 - Programmable deadtime insation unit
 - Programmable high frequency chopper insertion and high current PWM outputs for direct optocoupler drives
 - The output polarity is programmable channel by channel.
 - A programmable bit (active low) forces the outputs in HiZ, low or high state, depending on option byte 1 (refer to Section 14: ST7MCxxx-Auto device configuration and ordering information).
 - An 'energency stop' input pin (active low) asynchronously forces the outputs in HiZ, Low or High state, depending on option byte 1 (refer to Section 14: ST7MCxxx-Auto device configuration and ordering information).

10.6.3 Application example: PM BLDC motor drive

This example shows a six-step command sequence for a 3-phase permanent magnet DC brushless motor (PM BLDC motor). *Figure 75* shows the phase steps and voltage, while *Table 82* shows the relevant phase configurations.

To run this kind of motor efficiently, an autoswitching mode has to be used, that is, the position of the rotor must self-generate the powered winding commutation. The BEMF zero crossing (Z event) on the non-excited winding is used by the MTC as a rotor position sensor. The delay between this event and the commutation is computed by the MTC and the hardware commutation event C_n is automatically generated after this delay.


After the commutation occurs, the MTC waits until the winding is completely demagnetized by the free-wheeling diode: during this phase the winding is tied to 0V or to the HV high voltage rail and no BEMF can be read. At the end of this phase a new BEMF zero-crossing detection is enabled.

The end of demagnetization event (D), is also detected by the MTC or simulated with a timer compare feature when no detection is possible.

The MTC manages these three events always in the same order: Z generates C after a delay computed in realtime, then waits for D in order to enable the peripheral to detect another Z event.

The BEMF zero-crossing event (Z), can also be detected by the MTC or simulated with a timer compare feature when no detection is possible.

The speed regulation is managed by the microcontroller, by means of an adjustable reference current level in case of current control, or by direct PWM duty-cycle adjustment in case of voltage control.



Step switch 0 1 2 3 5 Node C HV/2 Σ_2 Σ_3 Σ_4 Σ_5 Σ_6 HV/2 Superimposed voltage (BEMF induced by rotor) - approx. HV/2 (PWM on) - approx. 0V (PWM off) Demagnetization PWM off pulses Commutation delay Wait for BEMF = 0

Figure 75. Example of command sequence for 6-step mode (typical 3-phase PM BLDC motor control)

1. Control and sampling PWM influence is not represented on these simplified chronograms.



All detections of Z_n events are done during a short measurement window while the high side switch is turned off. For this reason the PWM signal is applied on the high side switches.

When the high side switch is off, the high side winding is tied to 0V by the free-wheeling diode, the low side winding voltage is also held at 0V by the low side ON switch and the complete BEMF voltage is present on the third winding: detection is then possible.

Table 82. Step configuration summary

	Configuration	Step						
	Comiguration	Σ ₁	Σ_{2}	Σ3	Σ4	Σ_{5}	Σ ₆	
	Current direction	A to B	A to C	B to C	B to A	C to A	C to B	
Phase state	High side	T0	T0	T2	T2	T4	Т4	
register	Low side	T3	T5	T5	T1	7.1	Т3	
	OO[5:0] bits in MPHST register	001001	100001	100100	000110	C1C010	011000	
DEME input	Measurement done on	MCIC	MCIB	MCIA	MOIO	MCIB	MCIA	
BEMF input	IS[1:0] bits in MPHST register	10	01	Or	10	01	00	
DEME odgo	Back EMF shape	Falling	Risin	Faling	Rising	Falling	Rising	
BEMF edge	CPB bit in MCRB register (ZVD bit = 0)	0	0,0	0	1	0	1	
Hardware or hardware-	Voltage on measured point at the start of demagnetization	٥٠٠	HV	0V	HV	0V	HV	
simulated demagnetization	HDM-SDM bits in MCRB register	10	11	10	11	10	11	
Demagnetization	PWM side selection to accelerate demagnetization	Low side	High side	Low side	High side	Low side	High side	
switch	Driver selection to เวอาอาสาย demagnetiza [†] วา	Т3	ТО	T5	T2	T1	T4	

For a detailed description of the MTC registers, see Section 10.6.13: MTC registers.

10.6.4 ຖະplication example: AC induction motor drive

Although the command sequence is rather different between a PM BLDC and an AC three-phase induction motor, the motor controller can be configured to generate three-phase sinusoidal voltages.

If the mer with three independent PWM channels is available for this purpose. Based on each of the PWM reference signal, two complemented PWM signals with deadtime are generated on the output pins (6 in total), to drive directly an inverter with triple half bridge topology.

The variable voltage levels to be applied on the motor terminals come from continuously varying duty cycle, from one PWM period to the other (refer to *Figure 76 on page 187*). The PWM counter generates a dedicated update event (U event) which:

- updates automatically the compare registers setting the duty cycle to avoid time critical issues and ensure glitchless PWM operation
- generates a dedicated U interrupt in which the values for the next coming update event are loaded in compare preload registers


The shape of the output voltage (voltage, frequency, sinewave, trapezoid, ...) is completely managed by the application software, in charge of computing the compare values to be loaded for a given PWM duty-cycle (refer to *Figure 77*).


Finally, the PWM modulated voltage generated by the power stage is smoothed by the motor inductance to get sinusoidal currents in the stator windings.

The induction motor being asynchronous, there is no need to synchronize the rotor position to the sinewave generation phase in most of the applications.

Part of the MTC dedicated to delay computation and event sampling can thus be reconfigured to perform speed acquisition of the most common speed sensor, without the need of an additional standard timer.

This speed measurement timer with clear-on-capture and clock prescaler auto-setting allows to keep the CPU load to a minimum level while taking benefit of the embedded input comparator and edge detector.





5//




Figure 77. Typical command signals of a three-phase induction motor

1. These simplified chronograms represent the phase voicinges after low-pass filtering of the PWM outputs reference signals.

10.6.5 **Functional description**

The MTC can be split into five main parts as shown in the simplified block diagram in Figure 78. Each of these parts may be configured for different purposes:

- Input detection block with a comparator, an input multiplexer and an incremental encoder in enace, which may work as:
 - a BEMF zero-crossing detector
 - a speed sensor interface
- The delay manager with an 8/16-bit timer and an 8x8 bit multiplier, which may work as:
 - an 8-bit delay manager
 - a speed measurement unit
- Onson. The PWM manager, including a measurement window generator, a mode selector and a current comparator
 - The channel manager with the PWM multiplexer, polarity programming, deadtime insertion and high frequency chopping capability and emergency HiZ configuration
 - The three-phase PWM generator with 12-bit free-running counter and repetition counter

10.6.6 Input detection block

This block can operate in position sensor mode, in sensorless mode or in speed sensor mode. The mode is selected via the SR bit in the MCRA register and the TES[1:0] bits in MPAR register (refer to *Table 93* for set-up information). The block diagram is shown in Figure 79 for the position sensor/sensorless modes (TES[1:0 = 00) and in Figure 89 for the speed sensor mode (TES[1:0] = 01, 10, 11).

Input pins


The MCIA, MCIB and MCIC input pins can be used as analog or as digital pins.

- In sensorless mode, the analog inputs are used to measure the BEMF zero crossing and to detect the end of demagnetization if required.
- In sensor mode, the analog inputs are used to get the hall sensor information.
- In speed sensor mode (example, tachogenerator), the inputs are used as divited pins. When using an AC tachogenerator, a small external circuit may be needed to convert the incoming signal into a square wave signal which can be treated by the MTC.

Due to the presence of diodes, these pins can permanently support an input current of 5mA. In sensorless mode, this feature enables the inputs to be cornected to each motor phase through a single resistor.

A multiplexer, programmed by the IS[1:0] bits in the MPHS I register selects the input pins and connects them to the control logic in either sensoriess or tachogenerator mode. In encoder mode, it is mandatory to connect seriou digital outputs to the MCIA and MCIB pins.

Figure 78. Simplified MTC block diagram



Input block Input comparator block Event detection MPHST register Input_n sel reg IS[1:0] MDFR register DWF[3:0] 1 SR bit MCIA MZFR register 00 (2) MCRA register ZWF[3:0] MCIB 01 Sample D CP **MCVREF** V_{REF} MCRC register MCONF register SPLG bit DS[3:0] bits VR[2:0] MCRC register ППП Sampling frequency 12-bit PWM generator signal U MCRA register Notes V0C1 bit Reg Updated/shifted on R MPOL register MCRA register MCRB register Updated with rean 1 on C CPB_n bit⁽¹⁾ PZ bit ZVD bit Current mude ٧ Voltage mode Z event generation MPOL register Evenis $D_{S,H}$ REO bit С Commutation Z √ or BEMF zero-crossing to Z_H generation $\mathsf{D}_{\mathsf{S},\mathsf{H}}$ End of demagnetization Sample D event generation Ε Emergency stop MCRA register 1 R+/-Ratio updated (+1 or -1) SR bit or 0 Multiplier overflow to D_H generation Branch taken after C $HDM_n bit^{(1)}$ CPB_n bit⁽¹⁾ event Branch taken after D MCRB register

Figure 79. Input stage in sensorless or sensor mode (bits TES[1:0] = 00)

1. Preload register; changes taken into account at next C event

Sensorless mode

This mode is used to detect BEMF zero crossing and end of demagnetization events.

The analog phase multiplexer connects the non-excited motor winding to an analog 100mV hysteresis comparator referred to a selectable reference voltage.

IS[1:0] bits in MPHST register allow the input to be selected which drives to the comparator (either MCIA, B or C). Be careful that the comparator is OFF until CKE and/or DAC bits are set in MCRA register.

The VR[2:0] bits in the MCRC register select the reference voltage from seven internal values depending on the noise level and the application voltage supply. The reference voltage can also be set externally through the MCVREF pin when the VR[2:0] bits are set.

Table 83. Threshold voltage setting

VR2	VR1	VR0	V _{REF} voltage threshold
1	1	1	Threshold voltage set by excernal MCVREF pin typical value for V _{DD} = 5V
1	1	0	3.5V
1	0	1	2.5V
1	0	0	2V
0	1	1	1.5V
0	1	0	1V
0	0	1	0.6V
0	0	50	0.2V

BEMF detections are pe formed during the measurement window, when the excited windings are free wheeling through the low side switches and diodes. At this stage the common star connection voltage is near to ground voltage (instead of V_{DD}/2 when the excite a windings are powered) and the complete BEMF voltage is present on the non-excited vinding terminal, referred to the ground terminal.

The zero crossing sampling frequency is then defined, in current mode, by the neasurement window generator frequency (SA[3:0] bits in the MPRSR register) or, in voltage mode, by the PWM generator frequency and phase U duty cycle.

During a short period after a phase commutation (C event), the winding where the back-emf is read is no longer excited but needs a demagnetization phase during which the BEMF cannot be read. A demagnetization current goes through the free-wheeling diodes and the winding voltage is stuck at the high voltage or to the ground terminal. For this reason an 'end of demagnetization event' D must be detected on the winding before the detector can sense a BEMF zero crossing.

For the end-of-demagnetization detection, no special PWM configuration is needed; the comparator sensing is done at a selectable frequency (f_{SCF}) (see *Table 166*).

So the three events C (commutation), D (demagnetization) and Z (BEMF zero crossing) must always occur in this order in autoswitched mode when hard commutation is selected.

577

Onse

The comparator output is processed by a detector that automatically recognizes the D or Z event, depending on the CPB or ZVD edge and level configuration bits as described in *Table 88*.

To avoid wrong detection of D and Z events, a blanking window filter is implemented for spike filtering. In addition, by means of an event counter, software can filter several consecutive events up to a programmed limit before generating the D or Z event internally. This is shown in *Figure 80* and *Figure 81*.

D event detection

In sensorless mode, the D window filter becomes active after each C event. It blanks out the D event during the time window defined by the DWF[3:0] bits in the MDFR register (see *Table 84*). The reset value is 200µs.

This window filter becomes active after both hardware and software C events.

The D event filter becomes active after the D window filter. It counts the number of consecutive D events up to a limit defined by the DEF[3:0] bits in the MOFR register. The reset value is 1. The D bit is set when the counter limit is reached.

Sampling is done at a selectable frequency (f_{SCF}), see *Table 16* ô.

The D event filter is active only for a hardware D event (D_S) . For a simulated (D_S) event, it is forced to 1.




Table 84. D window filter setting⁽¹⁾

DWF3	DWF2	DWF1	DWF0	C to D window filter in Sensorless mode (SR = 0)	SR = 1
0	0	0	0	5 μs	
0	0	0	1	10 µs	
0	0	1	0	15 µs	
0	0	1	1	20 μs	
0	1	0	0	25 µs	
0	1	0	1	30 µs	
0	1	1	0	35 µs	
0	1	1	1	40 μs	No window filter atter C event
1	0	0	0	60 µs	No window litter atter to event
1	0	0	1	80 µs	1000
1	0	1	0	100 µs	219
1	0	1	1	120 µs	ducile
1	1	0	0	140 µs	400
1	1	0	1	160 ps	2100
1	1	1	0	13u µs	Κ'
1	1	1	1	200 µs	

^{1.} Times are indicated for 4 MHz fcarin.

Table 85. D event fiker setting

	DEF3	DEF2	05F1	DEF0	D event limit	SR = 1
	0	0	0	0	1	
	0	Ü	0	. 1	2	
	3	0	1	0	3	
	0	0	01	1	4	
-1050	0		0	0	5	
Ob	0	1	0	1	6	
10	0	1	1	0	7	No D event filter
cOll	0	1	1	1	8	No b event litter
0/03	1	0	0	0	9	
O	1	0	0	1	10	
	1	0	1	0	11	
	1	0	1	1	12	
	1	1	0	0	13	
	1	1	0	1	14	

Table 85. D event filter setting (continued)

DEF3	DEF2	DEF1	DEF0	D event limit	SR = 1
1	1	1	0	15	No D event filter
1	1	1	1	16	No D event filter

Z event detection

In sensorless mode, the Z window filter becomes active after each D event. It blanks out the Z event during the time window defined by the ZWF[3:0] bits in the MZFR register (see Table 86). The reset value is 200µs. This window filter becomes active after both hardware and software D events.

The Z event filter becomes active after the Z window filter. It counts the number of consecutive Z events up to a limit defined by the ZEF[3:0] bits in the MZFR registe...The reset value is 1. The Z bit is set when the counter limit is reached.

Sampling is done at a selectable frequency (f_{SCF}), see *Table 166*.

The Z event filter is active only for a hardware Z event (Z_H) . For a s.m. lated (Z_S) event, it is forced to 1. Z event filter is also active in sensor mode.

Window End of blanking window Obsolete Product Yes Sampling Event filter No Yes Z event? Reset counter No Limit = 1? Increment counter Yes No Counter = limit? Yes Set the Z bit

Figure 81. Z window and event filter flowchart

Table 86. Z window filter setting⁽¹⁾

Table 66. 2 window filter setting									
ZWF3	ZWF2	ZWF1	ZWF0	D to Z window filter in sensorless mode (SR = 0)	SR = 1				
0	0	0	0	5 μs					
0	0	0	1	10 µs					
0	0	1	0	15 µs					
0	0	1	1	20 μs					
0	1	0	0	25 µs					
0	1	0	1	30 µs					
0	1	1	0	35 µs					
0	1	1	1	40 μs	No window filter at a D event				
1	0	0	0	60 µs	No window line? an ar 2 event				
1	0	0	1	80 µs	100,0				
1	0	1	0	100 µs	010 (15)				
1	0	1	1	120 µs	Aucil				
1	1	0	0	140 µs					
1	1	0	1	160 µ3	000				
1	1	1	0	18 0 µs	X '				
1	1	1	1	200 μs					

^{1.} Times are indicated for 4 MHz fcanch.

Table 87. Z event filter setting

	ZEF3	YEF2	ZEF1	ZEF0	Z event limit
	0	0	0	0	1
	0	0	. 0	1	2
	0	0	1	0	3
	0	0	1	1	4
1050°	0	1	0	0	5
Ob	0	1	0	1	6
10	0	1	1	0	7
coll	0	1	1	1	8
0/09	1	0	0	0	9
OF	1	0	0	1	10
	1	0	1	0	11
	1	0	1	1	12
	1	1	0	0	13
	1	1	0	1	14

Table 87. Z event filter setting (continued)

ZEF3	ZEF2	ZEF1	ZEF0	Z event limit
1	1	1	0	15
1	1	1	1	16

Table 88 shows the event control selected by the ZVD and CPB bits. In most cases, the D and Z events have opposite edge polarity, so the ZVD bit is usually 0.

Table 88. ZVD and CPB edge selection bits⁽¹⁾

ZVD bit	CPB bit	Event generation vs input data sampled
0	0	DWF ZWF ZEF DEF DH Z
0	1	DWF ZWF ZEF C D _H Z
1	0	DWF ZV/T ZEF
1	dici	DWF ZWF ZEF ZEF ZEF ZEF ZZ
Note:	Tne ZVD bit is	s located in the MPOL register, the CPB bit is in the MCRB register.

1. Lagend:

ンバ = D window filter

DEF = D event filter ZWF = Z window filter

ZEF = Z event filter. Refer also to *Table 92 on page 207*.

Demagnetization (D) event

At the end of the demagnetization phase, current no longer goes through the free-wheeling diodes. The voltage on the non-excited winding terminal goes from one of the power rail voltages to the common star connection voltage plus the BEMF voltage. In some cases (if the BEMF voltage is positive and the free-wheeling diodes are at ground for example) this end of demagnetization can be seen as a voltage edge on the selected MCIx input and it is called a hardware demagnetization event $D_{\rm H}$. See *Table 88*.

The D event filter can be used to select the number of consecutive D events needed to generate the D_{H} event.

If enabled by the HDM bit in the MCRB register, the current value of the MTIM timer is captured in register MDREG when this event occurs in order to be able to simulate the demagnetization phase for the next steps.

577

Unan

When enabled by the SDM bit in the MCRB register, demagnetization can also be simulated by comparing the MTIM timer with the MDREG register. This kind of demagnetization is called simulated demagnetization D_S .

If the HDM and SDM bits are both set, the first event that occurs, triggers a demagnetization event. For this to work correctly, a D_S event must not precede a D_H event because the latter could be detected as a Z event.


Simulated demagnetization can also be always used if the HDM bit is reset and the SDM bit is set. This mode works as a programmable masking time between the C_H and Z events. To drive the motor securely, the masking time must be always greater than the real demagnetization time in order to avoid a spurious Z event.

When an event occurs, (either D_H or D_S) the DI bit in the MISR register is set and an interrupt request is generated if the DIM bit of register MIMR is set.

Caution: 1: Due to the alternate automatic capture and compare of the MTIM timer with MDREG register by D_H and D_S events, the MDREG register should be manipulated with special care.

2: Due to the event generation protection in the MZREG, MCOMP and MDREG registers for Soft Event generation (see *Built-in checks and controls for simulated events on page 221*), the value written in the MDREG register in soft demagnetization incde (SDM = 1) is checked by hardware after the C event. If this value is less than or equal to the MTIM counter value at this moment, the Software demagnetization event is generated immediately and the MTIM current value overwrites the value in the MDREG register to be able to re-use the right demagnetization time for another simulated event generation.

Figure 82. D event generation mechanism



Preload bit, new value taken into account at the next C event (in normal mode) or when a value is written in the MPHST register when in direct access mode. For more details refer to the description of the DAC bit in Control register A (MCRA) on page 265. The use of a preload register allows all the registers to be updated at the same time

^{2.} Register updated on R event

Table 89. Demagnetization (D) event generation (example for ZVD = 0)

HDM bit	Meaning	CPB bit = 1	CPB bit = 0
0	Simulated mode (SDM bit = 1 and HDM bit = 0)	Undershoot due to motor parasite or first sampling $ \Sigma_{2} $ HVV $ D_{S} $ $ (1) $ $ D_{S} $ $ D_$	$\Delta TIM registers$ Σ_5 HVV C_H V Z' (1)
1	Hardware/simulated ino Je (SDM bit = 1 and HLM bit = 1)	$D = D_{H} + D_{S} \text{ (hardware Detection or output Cor. pare true)}$ $Undershoot a let 3 motor parable or first sampling $	$D = D_{H} \text{ (hardware detection only)}$ Σ_{5} HV C_{H} OV D_{H} Z

1. This is a zoom to the additional voltage induced by the rotor (back EMF)

47/

Z event generation (BEMF zero crossing)

When both C and D events have occurred, the PWM may be switched to another group of outputs (depending on the OS[2:0] bits in the MCRB register) and the real BEMF zero crossing sampling can start (see *Figure 88*). After Z event, the PWM can also be switched to another group of outputs before the next C event.

A BEMF voltage is present on the non-powered terminal but referred to the common star connection of the motor whose voltage is equal to $V_{DD}/2$.

When a winding is free-wheeling (during PWM off-time) its terminal voltage changes to the other power rail voltage, this means if the PWM is applied on the high side driver, free-wheeling is done through the low side diode and the terminal is 0V.

This is used to force the common star connection to 0V in order to read the BEMF referred to the ground terminal.

Consequently, BEMF reading (that is, comparison with a voltage close to 0V' can only be done when the PWM is applied on the high side drivers. When the BEMF signal crosses the threshold voltage close to zero, it is called a hardware zero-crossing even λ_H . A filter can be implemented on the Z_H event detection (see *Figure 84*).

The Z event filter register (MZFR) is used to select the number of consecutive Z events needed to generate the Z_H event. Alternatively, the PZ bit can be used to enable protection as described in *Figure 84 on page 202*

For this reason the MTC outputs can be split in two groups called LOW and HIGH and the BEMF reading is made only when PWM is applied on one of these two groups. The REO bit in the MPOL register is used to select the group to be used for BEMF sensing (high side group). It has to be configured whatever the sampling mode.

When enabled by the HZ bit in MCRC register, the current value of the MTIM timer is captured in register MZPEG when this event occurs in order to be able to compute the real delay in the delay manager part for hardware commutation but also to be able to simulate zero-crossing events for other steps.

When enabled by the SZ bit set in the MCRC register, a zero-crossing event can also be simulated by comparing the MTIM timer value with the MZREG register. This kind of zero-crossing event is called simulated zero-crossing $Z_{\rm S}$.

If both HZ and SZ bits are set in MCRC register, the first event that occurs, triggers a zerocrossing event.

Depending on the edge and level selection (ZVD and CPB) bits and when PWM is applied on the correct group, a BEMF zero crossing detection (either Z_H or Z_S) sets the ZI bit in the MISR register and generates an interrupt if the ZIM bit is set in the MIMR register.

Caution:

1: Due to the alternate automatic capture and compare of the MTIM timer with MZREG register by Z_H and Z_S events, the MZREG register should be manipulated with special care.

Caution:

2: Due to the event generation protection in the MZREG, MCOMP and MDREG registers for soft event generation, the value written in the MZREG register in simulated zero-crossing mode (SZ = 1) is checked by hardware after the D (either D_H or D_S) event. If this value is less than or equal to the MTIM counter value at this moment, the simulated zero-crossing event is generated immediately and the MTIM current value overwrites the value in the MZREG register. See *Built-in checks and controls for simulated events on page 221*.

The Z event also triggers some timer/multiplier operations, for more details see *Section 10.6.7: Delay manager*.




Figure 83. Z event generation

- 1. Preload register; changes taken into account at next C event.
- 2. Register updated on R event.

Protection for Z_H event detection

To avoid an erroneous detection of a hardware zero-crossing event, a filter can be enabled by setting the PZ bit in the MCRA register. This filter ensures the detection of a Z_H event on an edge transition between D event and Z_H event.

Without this protection, Z_H event detection is done directly on the current sample in comparison with the expected state at the output of the phase comparator. For example, if a falling edge transition (meaning a transition from 1 to 0 at the output of the phase comparator) is configured for Z_H event through the CPB bit in MCRB registe: then, the state 0 is expected at the comparator output and once this state is detected, the Z_H event is generated without any verification that the state at the comparator output of the previous sample was 1. The purpose of this protection filter is to be sure that the state of the comparator output at the sample before was really the opposite of the current state which is generating the Z_H event. With this filter, the Z_H event generation is done on edge transition level comparison.

This filter is not needed in sensor mode (SR = 1) and for simulated zero-crossing event (Z_S) generation. When the PZ bit is set, the Z event filter ZEF[3:0] in the MZFR register is ignored.

Voltage mode Current mode Rz Rising edge zero-crossing Falling edge zero-crossing Fz Current sample Previous sample Commutation event Falling/rising edge MCRB register MPOL register Q Q CPB⁽¹⁾ bit ZVD bit Q Phase comparator CP Q S S Direct/filter PZ MCRA register bit 1 C Rz Instantaneous Sampling clock CP S

Figure 84. Protection of Z_H event detection

Position sensor mode

In position sensor incide (SR = 1 in MCRA register), the rotor position information is given to the peripheral by means of logical data on the three inputs MCIA, MCIB and MCIC (hall sensors).

For each step one of these three inputs is selected (IS[1:0] bits in register MPHST) in order to detect the Z event. Le careful that the phase comparator is OFF until CKE and /or DAC bits are set in MCRA register.

In sensor mode, demagnetization and the related features (such as the special PWM configuration, D_S or D_H management, programmable filter) are not available (see *Table 90*).

Table 90. Demagnetization access

SR bit MCRA register	Demagnetization feature availability
1	No
0	Yes

In sensor mode configuration the rotor detection does not need a particular phase configuration to perform the measurement and a Z event can be read from any detection window. The sampling is done at a selectable frequency (f_{SCF}) (see *Table 166*). This means that Z event position sensoring is more precise than it is in sensorless mode.

202/371

^{1.} Preload bit, new value taken into account at the next C event (in normal mode) or when a value is written in the MPHST register when in direct access mode. For more details refer to the description of the DAC bit in Control register A (MCRA) on page 265. The use of a preload register allows all the registers to be updated at the same time

There is no minimum off time required for current control PWM in sensor mode so the minimum off time is set automatically to 0µs as soon as the SR bit is set in the MCRA register and a true 100% duty cycle can be set in the PWM compare U register for the PWM generation in voltage mode.

In sensor mode, the ZEF[3:0] bits in the MZFR register are active and can be used to define the number of consecutive Z samples needed to generate the active event.

Procedure for reading sensor inputs in direct access mode

In direct access mode, the sensors can be read either when the clock is enabled or disabled (depending on the CKE bit in the MCRA register). To read the sensor data the following steps have to be performed:

- 1. Select direct access mode (DAC bit in MCRA register)
- Select the appropriate MCIx input pin by means of the IS[1:0] bits in the MPHST register
- 3. Read the comparator output (HST bit in the MREF register)

Sampling block

For a full digital solution, the phase comparator output sampling frequency is the frequency of the PWM signal applied to the switches and the sampling for the Z event detection in sensorless mode is done at the end of the off time of this FWM signal to avoid to have to recreate a virtual ground because when the PWM signal is off, the star point is at ground due to the free-wheeling diode. That's why, the sampling for Z event detection is done by default during the OFF-state of the PWM signal and therefore at the PWM frequency.

In current mode, this PWM signal is gone rated by a combination of the output of the measurement window generator (SA[3:0] bits), the output of the current comparator and a minimum OFF time set by the OT[3:0] bits for system stabilization.

In voltage mode, this FWM signal is generated by the 12-bit PWM generator signal in the compare U register with still a minimum OFF time required if the sampling is done at the end of the OFF time of the PWM signal for system stabilization. The PWM signal is put OFF as soon as the current feedback reaches the current input limitation. This can add an OFF time to the one programmed with the 12-bit Timer.

For C event detection in sensorless mode, no specific PWM configuration is needed and the sampling frequency (f_{SCF} see *Table 166*) is completely independent from the PWM signal.

In sensor mode, the D event detection is not needed as the MCIA, MCIB and MCIC pins are the digital signals coming from the hall sensors so no specific PWM configuration is needed and the sampling for the Z detection event is done at f_{SCF} completely independent from the PWM signal.

In sensorless mode, if a virtual ground is created by the addition of an external circuit, sampling for the Z event detection can be completely independent from the PWM signal applied to the switches. Setting the SPLG bit in the MCRC register allows a sampling frequency of f_{SCF} for Z event detection independent from the PWM signal after getting the D (end of demagnetization) event. This means that the sampling order is given whatever the PWM signal (during the ON time or the OFF time). As soon as the SPLG bit is set in the MCRC register, the minimum OFF time needed for the PWM signal in current mode is set to 0µs and a true 100% duty cycle can be set in the 12-bit PWM generator compare register in voltage mode.

Specific applications can require sampling for the Z event detection only during the ON time of the PWM signal. This can happen when the PWM signal is applied only on the low side switches for Z event detection. In this case, during the OFF time of the PWM signal, the phase voltage is tied to the application voltage V and no back-EMF signal can be seen. During the ON time of the PWM signal, the phase voltage can be compared to the neutral point voltage and the Z event can be detected. Therefore, it is possible to add a programmable delay before sampling (which is normally done when the PWM signal is switched ON) to perform the sampling during the ON time of the PWM signal. This delay is set with the DS [3:0] bits in the MCONF register.

Delay length before sampling⁽¹⁾ Table 91.

DS3	DS2	DS1	DS0	Delay added to sample at T _{ON}
0	0	0	0	No delay added. Sample during TorF
0	0	0	1	2.5 µs
0	0	1	0	E ps
0	0	1	1	7.5 µs
0	1	0	0	10 µs
0	1	0	1	12.5 µs
0	1	1	0	15 µs
0	1	1	100	17.5 µs
1	0	0	0	20 μs
1	0	0	1 \0	22.5 μs
1	0	S 1	0	25 µs
1	0	1	1	27.5 μs
1	7/1)	0	0	30 µs
1	1	0	1	32.5 µs
	1	51	0	35 µs
101	1	1	1	37.5 μs

Times are indicated for 4 MHz fperiph.

Jusu As soon as a delay is set in the DS[3:0] bits, the minimum OFF time for the PWM signal is no longer required and it is automatically set to 0µs in current mode in the internal sampling clock and a true 100% duty cycle can be set in the 12-bit PWM generator compare U register if needed.

Depending on the frequency and the duty cycle of the PWM signal, the delay inserted before sampling could cause it sample the signal OFF time instead of the ON time. In this case an interrupt can be generated and the sample is not taken into account. When a sample occurs outside the PWM signal ON time, the SOI bit in the MCONF register is set and an interrupt request is generated if the SOM bit is set in the MCONF register. This interrupt is enabled only if a delay value has been set in the DS[3:0] bits. In this case, the sampling is done at the PWM frequency but only during the ON time of the PWM signal. Figure 85 and Figure 86 show in detail the generation of the sampling order when the delay is added.


204/371

For complete flexibility, the possibility of sampling at f_{SCF} high frequency during the ON time of the PWM signal is also available when the SPLG bit is set as if there is a delay value in the DS[3:0] bits. This means that when the sampling is to be performed, after the delay a sampling window at f_{SCF} frequency is opened until the next OFF time of the PWM signal. The sampling out interrupt is generated if the delay added is longer than the duty cycle of the PWM signal. As the SPLG bit is set and a value has been put in the DS[3:0] bits, no minimum off time is required for the PWM signal and it is automatically set to 0µs in current mode. A true 100% duty cycle can be also set in the 12-bit Timer in voltage mode. Figure 87 shows in detail the sampling at f_{SCF} high frequency during ON time.

New sample Dp[3:0] S[3:0] PWM signal PWM OFF time Current sample

Figure 85. Adding the delay to sample during ON time for Z detection

Figure 86. Sampling out interrupt generation




in conclusion, there are four sampling types that are available for Z event detection in sensorless mode.

- Sampling at the end of the OFF time of the PWM signal at the PWM frequency.
- Sampling, at a programmable frequency independent of the PWM state (during ON time or OFF time of the signal). Sampling is done at f_{SCF} (see *Table 166*).
- Sampling during the ON time of the PWM signal by adding a delay at PWM frequency.
- Sampling, at a programmable frequency during the ON time (addition of a programmable delay) of the PWM signal. Sampling is done at f_{SCF} (see *Table 166*).
- The sampling type is applied only for Z event detection after the D event has occurred. Whatever the sampling type for Z event detection, the sampling of the signal for D event detection is always done at the selected f_{SCF} frequency (see Table 166), independently of the PWM signal (either during ON or OFF time). Table 92 explains the different sampling types in sensorless and in sensor mode.
- When the MOE bit in the MCRA register is reset (MCOx outputs in reset state), and the SR bit in the MCRA register is reset (sensorless mode) and the SPLG bit in the MCRC register

Note:

- is reset (sampling at PWM frequency) then, depending on the state of the ZSV bit in the MSCR register, Z event sampling can run or be stopped (and D event is sampled).
- When BEMF sampling is performed at the end of the PWM signal off-time, the inputs in OFF-state are grounded or put in HiZ as selected by the DISS bit in the MSCR register.
- 4 The ZEF[3:0] event counter in the MZFR register is active in all configurations.

Figure 87. Sampling during ON time at f_{SCF}



Commutation noise filter

For D event detection and for Z event detection (when SPLG bit is set while DS[3:0] bits are reset), sampling is done at f_{SCF} during the PWM. ON or OFF time (Sampling block on page 203). To avoid any erroneous detection due to PWM commutation noise, an hardware filter of 1µs (for f_{PERIPH} = 4 MHz) when P MM is put ON and when PWM is put OFF has been implemented. This means that, wan sampling at 1MHz (1µs), due to this filter, 1 sample are ignored directly after the commutation.

This filter is active all the time for the D event and it is active for the Z event when the SPLG bit is set and DS[3:0] with are cleared (meaning that the Z event is sampled at high frequency during the PWM ON or OFF time).

Sensor/sensorless mode and D and Z event selection⁽¹⁾ Table 92.

SR bit	SPLG bit	DS[3:0] bits	Mode	OS[2:0 bits use	Event detection sampling clock	Sampling behavior for Z event detection	Window and event filters	Behavior of the output PWM
0	0	000	Sensors not used	Enabled	D: f _{SCF} Z: SA and OT config. PWM frequency	At the end of the off time of the PWM signal	s event WVF event WVF	'Before D' behavi 'between D and behavior and 'aft Z' behavior
0	1	000	Sensors not used	Enabled	D: f _{SCF} Z: f _{SCF}	During off time or ON time of the PWM signal	F[3:0] after C F[3:0] after D F[3:0] after D F[3:0] after Z con page 197	'Before D' behavi 'between D and behavior and 'aff Z' behavior
0	0	Not equal to 000	Sensors not used	Enabled	D: f _{SCF} Z: SA and OT config. PWM frequency	During ON time of the PWM signal	Ly window filter DWF[3:0] after C event C event C event Itler DEF[3:0] after DWF Z window filter ZWF[3:0] after D event Z event filter ZEF[3:0] after ZWF see, Table 88 on page 197	Before "ה' behavi 'botween D and behavior and 'aft Z' behavior
0	1	Not equal to 000	Sensors not used	Enabled	D: f _{SCF} Z: f _{SCF}	During ON time of the PWM signal	C win Z win Z win	'Before D' behavi 'between D and behavior and 'aff Z' behavior
1	x	xxx	Position sensors used	OS1 disabled	Z: f _{SCI}	During OFF time or ON time of the PWM signal	No Z window filter - only Z event filter is active in sensor mode	'Before Z' behav and 'after Z' behavior




Figure 88. Functional diagram of Z detection after D event

This mode is entered whenever the tacho edge selection bits in the MPAR register are not both reset (TES[1:0] = 01, 10 or 11). The corresponding block diagram is shown in Figure 89.

Either incremental encoder or tachogenerator-type speed sensor can be selected with the IS[1:0] bits in the MPHST register.

Tachogenerator mode (IS[1:0] = 00, 01 or 10)

Any of the MCIx input pins can be used as a tachogenerator input, with a digital signal (externally amplified for instance); the two remaining pins can be used as standard I/O ports.

A digital multiplexer connects the chosen MCIx input to an edge detection block. Input selection is done with the IS[1:0] bits in the MPHST register.

An edge selection block is used to select one of three ways to trigger capture events: rising edge, falling edge or both rising and falling edge sensitive; set-up is done with the TES[1:0] bits (keeping in mind that TES[1:0] = 00 configuration is reserved for position sensor/sensorless modes).

Having only one edge selected eliminates any incoming signal dissymmetry, which may due to pole-to-pole magnet dissymmetry or from a comparator threshold with low level signals.

Figure 91 presents the signals generated internally with different tacho input and TES bit settings.

Hall sensors

This configuration is also suitable for motors using three hall sensors for position detection and not driven in six-step mode (refer to *Speed measurement mode on page 227*).

Initializing the input stage

As the IS[1:0] bits in the MPHST register are preload bits (new values taken into account at C event), the initialization value of the IS[1:0] bits has to be entered in direct access mode. This is done by setting the DAC bit in the MCRA register during the speed sensor input initialization routine.




Figure 89. Input stage in speed sensor mode (TE 3[i:0] bits = 01, 10, 11)

1. According to IS[1:0] bits setting.

Encoder mode (IS[1:0] = 11)

Figure 91 shows the signals delivered by a standard digital incremental encoder and associated information:

- Two 90° phased square signals with variable frequency proportional to the speed; they must be connected to MCIA and MCIB input pins,
- Clock derived from incoming signal edges,
- Direction information determined by the relative phase shift of input signals (+/-90°).

The incremental encoder interface block aims at extracting these signals. As input logic is both rising and falling edge sensitive (independently from TES[1:0] bits setting), resulting clock frequency is four times the one of the input signals, thus increasing resolution for measurements.

It may be noticed that direction bit (EDIR bit in MCRC register) is read only and that it opes not affect counting direction of clocked timer (see Section 10.6.7: Delay manager). As a result, one cannot extract position information from encoder inputs during speed reversal.






Figure 90. Tacho capture events configured by the TES[1:01 k its





Note:

If only one encoder output is available, it may be input either on MCIA or MCIB and an encoder clock signal is still generated (in this case the frequency is 50% less than with two inputs.

The state of EDIR bit depends on signals present on MCIA and MCIB pins, the result is given by sampling the falling edges of MCIA with MCIB.

Summary

The input detection block set-up for the different available modes is summarized in *Table 93*.

Table 93. Input detection block set-up

	Input detection block mode	Sensor type	Edge sensitivity	SR bit	TES[1:0] bits (tacho edge selection)	IS[1:0] bits (input selection)
	Position sensor	Hall, optical,	Both rising and falling edges	1	00	00 01 10
	Sensorless	-	-	0	00	00 01 13
		Incremental encoder	Both rising and falling edges (imposed)		Any configuration different from 0.7: 01 10 11	11
	Speed sensor		Rising edge	a'i	01	00 01 10
	opeca sensor	Tachogenerator, hall, optical	Falling edge		10	00 01 10
			Both rising and falling edges	le,	11	00 01 10
Obsole Obsole	te Pro	ducile	0050			
000	te P					
Opso.						

Note on using the three MCIx pins as standard I/Os: When none of the MCIx pins are needed in the application (for instance when driving an induction motor in open loop), they can be used as standard I/O ports, by configuring the motor controller as follows: PCN = 1, $TES \neq 0$ and IS = 11. This disables the MCIx alternate functions and switches off the phase comparator. The state of the MCIx pins is summarized in *Table 94 on page 212*.

Table 94. MCIx pin configuration summary⁽¹⁾

Table			. р о	9	JII SUIIIIII	,		1
PCN	TES	SR	IS[1:0]	MCIA	MCIB	MCIC	Input detection block mode	Comments
			00	Analog input ⁽²⁾	Hi-Z or GND	Hi-Z or GND		
		0	01	Hi-Z or GND	Analog input ⁽²⁾	Hi-Z or GND	Sensorless	All MCIx pins are reserved for the MTC peripheral.
			10	Hi-Z or GND	Hi-Z or GND	Analog input ⁽²⁾		, icilis
			11	NA	NA	NA	NA	30,0
0	00		00	Analog input ⁽²⁾	Standard I/O	Standard I/O	,	P10 x(5)
		1	01	Standard I/O	Analog input ⁽²⁾	Standard I/O	Position sensur	From 1 to 3 MCIx pins reserved depending on sensor
		'	10	Standard I/O	Standard I/O	Analog input ⁽²⁾	5010	0100
			11	Standard I/O	Standard I/O	Standard	9/2/	All MCIx pins are standard I/Os. Phase comparator is OFF
	≠ 0	Х	XX	NA	NA	NA	NA	
			00	Analog input ⁽²⁾	Standard i/O	Standard I/O	S	Phase comparator is ON. The
			01	Standard I/O	Analog input ⁽²⁾	Standard I/O	-	IS[1:0] bits must not be modified to avoid spurious event detection
	00	x	0	Standard I/O	Standard I/O	Analog input ⁽²⁾		in motor controller
ć	0/6		11	Standard I/O	Standard I/O	Standard I/O	-	All MCIx pins are standard I/Os. Recommended configuration: phase comparator OFF
Ö-		×	00	Digital input ⁽³⁾	Standard I/O	Standard I/O		
	≠ 00	x	01	Standard I/O	Digital input ⁽³⁾	Standard I/O	Speed sensor tachogenerator	Phase comparator is OFF
O	<i>+</i> 00	^	10	Standard I/O	Standard I/O	Digital input ⁽³⁾		Thase comparator is Of t
			11	Digital input ⁽³⁾	Digital input ⁽³⁾	Standard I/O	Speed sensor encoder	

^{1.} When PCN = 0, TES = 0 SR = 0, inputs in OFF-state are put in HiZ or grounded depending on the value of the DISS bit in the MSCR register.

Analog input: based on analog comparator and analog voltage reference. The corresponding digital I/O is disabled and data in the DR register is not representative of data on the input.

^{3.} Digital input: use of standard V_{IL} , V_{IH} I/O level. This input can also be read via the associated I/O port.

10.6.7 **Delay manager**

This part of the MTC contains all the time-related functions. Its architecture is based on an 8-bit shift left/shift right timer shown in Figure 92.

MCRA register T_{ratio} SWA bit 8-bit up counter MTIM (1) 8 MDREG [D_n]⁽¹⁾ MZREG $[Z_n]^{(1)}$ Compare Compare Z_H/Z_S MCRB register MCRC register Filter/C SDM bit(2) SZ bit Filter/D MDFR register MZFR register DWF[3:0] ZWF[3:0] MZPRV $[Z_{n-1}]^{(1)}$ To interrupt generator D_{S,H} To interrupt generator To interrupt generator Z_{H.S} MCOMP $[C_{n+1}]^{(1)}$ Compare MCRC register SC bit

Figure 92. Overview of MTIM timer in switched and autoswitched mode

C_H/C_S

The MTIM timer includes:

- An auto-updated prescaler
- A capture/compare register for simulated demagnetization simulation (MDREG)
- Two cascaded capture and one compare registers (MZREG and MZPRV) for storing the times between two consecutive BEMF zero crossings (Z_H events) and for zero-crossing event simulation (Z_S)
- An 8x8 bit multiplier for auto computing the next commutation time
- 1 compare register for phase commutation generation (MCOMP)

The MTIM timer module can work in two main modes when driving synchronous motors in six-step mode.

essisier updated on R event.

Preload bits, new value taken into account at the next C event (in normal mode) or when a value is written in the MPHST register when in direct access mode. For more details refer to the description of the DAC bit in Control register A (MCRA) on page 265. The use of a preload register allows all the registers to be updated at the same time.

In switched mode the user must process the step duration and commutation time by software.

In autoswitched mode the commutation action is performed automatically depending on the rotor position information and register contents. This is called the hardware commutation event C_H . When enabled by the SC bit in the MCRC register, commutation can also be simulated by writing a value directly in the MCOMP register that is compared with the MTIM value. This is called simulated commutation C_S (Built-in checks and controls for simulated events on page 221).

Both in switched mode and autoswitched mode, if the SC bit in the MCRC register is set (software commutation enabled), no comparison between

the MCOMP and MTIM register is enabled before a write access in the MCOMP register. This means that if the SC bit is set and no write access is done after in the MCOMP register, no C_S commutation event occurs.

In speed measurement mode, when using encoder or tachogenerator speed sensors (that is, both TES[1:0] bits in the MPAR register are not reset and the input detection block is set-up to process sensor signals), motor speed can be measured but it is not possible drive a motor in six-step mode, either sensored or sensorless.

Speed measurement mode is useful for motors supplied with 3 phase sinewave-modulated PWM signals:

- AC induction motors,
- Permanent magnet AC (PMAC) motors (although it needs three position sensors, they can be handled just like tachogenerator signals).

This mode uses only part of the delay manager's resources. For more details refer to *Speed measurement mode on page 2.*?7.

Table 95. Switched and autoswitched modes

SWA bit	Commutation type	MCOMP user access
0 0	Switched mode	Read/Write
	Autoswitched mode	ixead, write

ะัพ∺ched mode

This feature allows the motor to be run step-by-step. This is useful when the rotor speed is still too low to generate a BEMF. It can also run other kinds of motor without BEMF generation such as induction motors or switch reluctance motors. This mode can also be used for autoswitching with all computation for the next commutation time done by software (hardware multiplier not used) and using the powerful interrupt set of the peripheral.

In this mode, the step time is directly written by software in the commutation compare register MCOMP. When the MTIM timer reaches this value a commutation occurs (C event) and the MTIM timer is reset.

At this time all registers with a preload function are loaded (see Section 10.6.13: MTC registers on page 260). The CI bit of MISR is set and if the CIM bit in the MIMR register is set an interrupt is generated.

The MTIM timer prescaler (step ratio bits ST[3:0] in the MPRSR register) is user programmable. Access to this register is not allowed while the MTIM timer is running (access is possible only before the starting the timer by means of the CKE bit) but the

prescaler contents can be incremented/decremented at the next commutation event by setting the RMI (decrement) or RPI (increment) bits in the MISR register. When this method is used, at the next commutation event the prescaler value is updated but also all the MTIM timer-related registers are shifted in the appropriate direction to keep their value. After it has been taken into account, (at commutation) the RPI or RMI bit is reset by hardware. See *Table 96*.

Only one update per step is allowed, so if both RPI and RMI bits are set simultaneously by software, there is no effect on the MISR register: the write access to these two bits together is not taken into account and the previous state is upheld. This means that if either RPI or RMI bits were set before the write access of both bits at the same time, this bit (RPI or RMI) is kept at 1. If neither bit was set before the simultaneous write access, neither of them are set after the write access.


In switched mode, BEMF and demagnetization detection are already possible in order to pass in autoswitched mode as soon as possible but Z and D events do not affect the timer contents.

In this mode, if an MTIM overflow occurs, it restarts counting from 0x00h and the OI overflow lag in the MCRC register is set if the TES[1:0] bits = 00.

Table 96. Step update

Mode	TES[1:0]	CKE bit	SWA bit	Clock state	Read	Ratio increment (slow down)	Ratio decreme (speed up)
х	xx	0	х	Disabled		Write the ST[3:0] value di	rectly in the MPRSR
Switched	00	1	0	Enabled	eldissor	Set REI bit in the MISR register until next commutation	Set RMI bit in the M register until next commutation
					S	oommatation	Commutation
Autoswitched	00	1	1	Enabled	lways ,	7/6/2	
Autoswitched Speed measure	01 10 11	1	x	Fnabled	Always, cossible	Automatically updated a	

Figure 93. Step ratio functional diagram



1. Only in auto-switched mode (SWA = 1 in MCRA register).

5/

Autoswitched mode

In this mode, using the hardware commutation event C_H (SC bit reset in MCRC register), the MCOMP register content is automatically computed in real time as described below and in *Figure 94*.

The C (either C_S or C_H) event has no effect on the contents of the MTIM timer.

When a Z_H event occurs the MTIM timer value is captured in the MZREG register, the previous captured value is shifted into the MZPRV register and the MTIM timer is reset. See *Figure 74*.

When a Z_S event occurs, the value written in the MZREG register is shifted into the MZPRV register and the MTIM timer is reset.

One of these two registers, (when the SC bit = 0 in the MCRC register and depending on the DCB bit in the MCRA register), is multiplied with the contents of the MWGHT register and divided by 256. The result is loaded in the MCOMP compare register, which automatically triggers the next hardware commutation (C_H event).

Note:

The result of the 8*8 bit multiplication, once written in the MCOMP r_{39} is to rise compared with the current MTIM value to check that the MCOMP value is nc_{ℓ} a ready less than the MTIM value due to the multiplication time. If MCOMP <= MTIM, a C_{H} event is generated immediately and the MCOMP value is overwritten by the MCOMP value.

Table 97. Multiplier result

DCB bit	Commutation delay			
0	MCOMP = MWGHT x MZPRV/256			
1	MCOMP = MWGHT x MZREG/256			

After each shift operation the multiply is recomputed for greater precision.

Using either the M.7.R.5.G or MZPRV register depends on the motor symmetry and type.

The MWGHT register gives directly the phase shift between the motor driven voltage and the BEME. This parameter generally depends on the motor and on the speed.

Sering the SC bit in the MCRC register enables the simulated commutation event (C_S) generation. This means that a write access is possible to the MCOMP register and the MTIM value is compared directly with the value written by software in the MCOMP register to generate the C_S event. The comparison is enabled as soon as a write access is done to the MCOMP register. This means that if the SC bit is set and no write access is done to the MCOMP register, the C event never occurs because no comparison is made between MCOMP and MTIM. Therefore, it is recommended in autoswitched mode, when using software commutation feature (SC bit is set) and for a normal event sequence, the corresponding value to be put in MCOMP has to be written during the Z interrupt routine (because MTIM has just been reset), so that there is no spurious comparison. If the SC bit is set during a Z event interrupt, then, the result of the 8*8 bits hardware multiplication can be overwritten by software in the MCOMP register. When simulated commutation mode is enabled, the event sequence is no longer respected, meaning that the peripheral accepts consecutive commutation events and does not necessarily wait for a D event after a C_s event. In this case the MCOMP register can be written immediately after the previous C event, in the C interrupt service routine for example.

7/2,




Figure 94. C_H processor block

1. Register updated on R event.

Note: 1 An overflow of the MTIM timer generates an RPI interrupt if the RIM bit is set.

- 2 When simulated commutation mode is enabled, the D and Z events are not ignored by the peripheral; this means that it a Z event happens, the MTIM 8-bit internal counter is reset.
- 3 To generate consecutive simulated commutations (C_S), the successive value has to be written in the MCOMP register only after a C event generation. Otherwise, the C event never occurs
- 4 Wight simulated commutation mode is enabled, the built-in check is active, so if the value writen in the MCOMP register is less than or equal to MTIM, the C event is generated and the data in the MCOMP register are overwritten by the MTIM value.

Auto-updated step ratio register

- In switched mode: the MTIM timer is driven by software only and any prescaler change has to be done by software (see *Switched mode on page 214* for more details).
- In autoswitched mode: an auto-updated prescaler always configures the MTIM timer for best accuracy. *Figure 93* illustrates the process of updating the step ratio bits:
 - When the MTIM timer value reaches 100h, the prescaler is automatically incremented in order to slow down the MTIM timer and avoid an overflow. To keep consistent values, the MTIM register and all the relevant registers are shifted right (divided by two). The RPI bit in the MISR register is set and an interrupt is generated (if RIM is set). The timer restarts counting from its median value 0 x 80h and if the TES[1:0] bits = 00, the OI bit in the MCRC register is set.
 - When a Z-event occurs, if the MTIM timer value is below 55h, the prescaler is automatically decremented in order to speed up the MTIM timer and keep precision better than 1.2%. The MTIM register and all the relevant registers are

- shifted left (multiplied by two). The RMI bit in the MISR register is set and an interrupt is generated if RIM is set.
- If the prescaler contents reach the value 0, it can no longer be automatically decremented, the MTC continues working with the same prescaler value, that is, with a lower accuracy. No RMI interrupt can be generated.
- If the prescaler contents reach the value 15, it can no longer be automatically incremented. When the timer reaches the value FFh, the prescaler and all the relevant registers remain unchanged and no interrupt is generated, the timer restarts counting from 0 x 00h and if the TES[1:0] bits = 00, the OI bit in the MCRC register is set at each overflow (it has to be reset by software). The RPI bit is no longer set. The PWM is still generated and the D and Z detection circuitry still work, enabling the capture of the maximum timer value.

The automatically updated registers are: MTIM, MZREG, MZPRV, MCOMP and MDREG. Access to these registers is summarized in *Table 99*.

Debug option

In both switched mode and autoswitched mode, setting the bit DC in MPWME register enables the debug option. This option consists of outputting the C, D and Z signals in real time on pins MCZEM and MCDEM. This is very useful during the debug phase of the application. Figure 95 shows the signals output on pins V. DEM and MCZEM with the debug option.

When the delay coefficient equals 1/256 (C event immediately after Z event), a Note: 1 glitch appears on MCZEM on to be able to see the event even in this case.

This option is also available in speed measurement mode with different signal outputs (see Figure 95):

- MCDEM toggles when a capture event is generated.
- MCZEM toggles every time a U event is generated.

These signals are only available if the TES[1:0] bits = 10, 01 or 11.

In sensor pin output In sensor mode, the MCDEM output pin toggles at each C event. The MCZEM pin outputs the Z event.




Figure 95. Output on pins MCDEM and MCZEM with debug option (DG bit = 1)

Note:

Using the auto-updated MTIM timer: The auto-updated MTIM timer works accurately within its operating range but some care has to be taken when processing timer-dependent data such as the step duration for regulation or demagnetization.

For example if an overflow occurs when calculating a simulated end of demagnetization (MCOMP + demagnetization_time > FFh), the value that is stored in MDREG is: 80h + (MCOMP + demagnetization_time-FFh)/2.

Note:

Commutation interrupts: It is good practice to modify the configuration for the next step as soon as possible, that is, within the commutation interrupt routine.

All registers that need to be changed at each step have a preload register that enables the modifications for a complete new configuration to be performed at the same time (at C event in normal mode or when writing the MPHST register in direct access mode).

These configuration bits are:

CPB, HDM, SDM and OS2 in the MCRB register and IS[1:0], OO[5:0] in the MPHST register.

Note:

Initializing the MTC: As shown in Table 99 all the MTIM timer registers are in read-write mode until the MTC clock is enabled (with the CKE bit). This allows the timer, prescaler and compare registers to be properly initialized for start-up.

In sensorless mode, the motor has to be started in switched mode until a BEMF voltage is present on the inputs. This means the prescaler ST[3:0] bits and MCOMP register have to be modified by software. When running the ST[3:0] bits can only be increme ited!' decremented, so the initial value is very important.

When starting directly in autoswitched mode (in sensor mode for example), write an appropriate value in the MZREG and MZPRV register to perform a step calculation as soon as the clock is enabled.

Built-in checks and controls for simulated evenus

As described in Figure 92 on page 213, MZRTC NIDREG and MCOMP registers are capture/compare registers. The compare registers are write accessible and can be used to generate simulated events. The value of the MTIM timer is compared with the value written in the registers and when the MTIM value reaches the corresponding register value, the simulated event is generated. Simulated event generation is enabled when the corresponding bits are set

- In the MCRB register for simulated demagnetization
 - SDM bit for simulated demagnetization.
- In the NCRC register for simulated zero-crossing and commutation
 - SC bit for simulated commutation.
 - SZ bit for simulated zero-crossing event.

To avoid a system stop, special attention is needed when writing in the register to generate the corresponding simulated event. The value written in the register has to be greater than the current value of the MTIM timer when writing in the registers. If the value written in the registers (MDREG, MZREG or MCOMP) is already less than the current value of MTIM, the simulated event is never generated and the system is stopped.

For this reason, built-in checks and controls have been implemented in the MTIM timer.

If the value written in one of those registers in simulated event generation mode is less than or equal to the current value of the timer when it is compared, the simulated event is generated immediately and the value of the MTIM timer at the time the simulated event occurs overwrites the value in the registers. Like that the value in the register really corresponds to the simulated event generation and can be re-used to generate the next simulated event.

So, the value written in the registers able to generate simulated events is checked by hardware and compare to the current MTIM value to verify that it is greater.

577

Jhor,




Figure 96. Simulated demagnetization/zero-crossing event generation (SC = 0)

When using hardware commutation C_H , the sequence of events needed is C_H then D and finally Z events and the value written in the registers are checked at different times.

If SDM bit is set, meaning simulated demagnetization, a value must be written in the MDREG register to generate the simulated demagnetization. This value must be written after the C (either C_s or C_H) event preceding the simulated demagnetization.

If SZ bit is set, meaning simulated zero-crossing event, a value must be written in the MZREG register to generate the simulated zero crossing. This value must be written after the D event (D_H or D_S) preceding the simulated zero-crossing.

When using sinusated commutation (C_S), the result of the 8*8 hardware multiplication of the delay manager is not taken in account and must be overwritten if the SC bit has been set in a Z event interrupt and the sequence of events is broken meaning that several consecutive simulated commutations can be implemented.

As soon as the SC bit is set in the MCRC register, the system won't necessarily expect a D event after a C event. This can be used for an application in sensor mode with only one hall effect sensor for example.

Be careful that the D and Z events are not ignored by the peripheral, this means that for example if a Z event occurs, the MTIM timer is reset. In simulated commutation mode, the sequence D -> Z is expected, and this order must be respected.

As the sequence of events may not be the same when using simulated commutation, as soon as the SC bit is set, the capture/compare feature and protection on MCOMP register is reestablished only after a write to the MCOMP register. This means that as soon as the SC bit is set, if no write access is done to the MCOMP register, no commutation event is generated, whatever the value of MCOMP compared to MTIM at the time SC is set. This does not depend on the running mode: switched or autoswitched mode (SWA bit). If software commutation event is used with a normal sequence of events C-->D-->Z, it is

222/371


recommended to write the MCOMP register during the Z interrupt routine to avoid any spurious comparison as several consecutive C_s events can be generated.

Note that two different simulated events can be used in the same step (like D_S followed by Z_S).

Note also that for more precision, it is recommended to use the value captured from the preceding hardware event to compute the value used to generate simulated events.

Figure 96, Figure 97 and Figure 98 shows details of simulated event generation.

Figure 97. Simulated commutation event generation with only 1 hall effect sensor (SC bit = 1)



1. If the SC bit is set during Z ve it interrupt, then the 8*8 bit hardware multiplication result must be overwritten in the MCOMP register. C new it, e, when the SC bit is set, the result of the multiplication is not taken into account after a Z event.




Figure 98. Simulated commutation and Z event

Figure 99 gives the step ratio register value (left axic) and the number of BEMF sampling during one electrical step with the corresponding accuracy on the measure (right axis) as a function of the mechanical frequency.

For a given prescaler value (step ratio register) the mechanical frequency can vary between two fixed values shown on the graph as the segment ends. In autoswitched mode, this register is automatically incremented/decremented when the step frequency goes out of this segment.

At $f_{MTC} = 4$ MHz, the range covered by the step ratio mechanism goes from 2.39 to 235000 (pole pair x rpm) with a minimum accuracy of 1.2% on the step period.

To read the number of samples for Zn within one step (right Y axis), select the mechanical frequency on the X axis and the sampling frequency curve used for BEMF detection (PWM frequency or measurement window frequency). For example, for N.Frpm = 15000 and a sampling frequency of 15 kHz, there are approximately 10 samples in one step and there is a 10% error rate on the measurement.




Figure 99. Step ratio bits decoding and accuracy results and BEMF sampling rate

Table 98. Step frequency/period range (4 MHz)

Cton votic hite CTI2.01 in MDDCDi-to	Step fre	quency	Step	period
Step ratio bits ST[3:0] in MPRSR register	Maximum	Minimum	Minimum	Maximum
0000	23.5 kHz	7.85 kHz	42.5 µs	127.5 µs
0001	11.7 kHz	3.93 kHz	85 µs	255 µs
0010	5.88 kHz	1.96 kHz	170 µs	510 µs
0011	2.94 kHz	980 Hz	340 µs	1.02 ms
0100	1.47 kHz	490 Hz	680 µs	2.04 ms
0101	735 Hz	245 Hz	1.36 ms	4.08 ms
0110	367 Hz	123 Hz	2.72 ms	8.10 ms
0111	183 Hz	61.3 Hz	5.44 ms	16.32 ms
1000	91.9 Hz	30.7 Hz	10.9 11.8	32.6 ms
1001	45.9 Hz	15.4 Hz	21.0 ms	65.2 ms
1010	22.9 Hz	7.66 Hz	43.6 ms	130 ms
1011	11.4 Hz	3 03 14-	87 ms	261 ms
1100	5.74 Hz	i.92 Hz	174 ms	522 ms
1101	2.87 142	0.958 Hz	349 ms	1.04 s
1110	1.43 Hz	0.479 Hz	697 ms	2.08 s
1111	0.718 Hz	0.240 Hz	1.40 s	4.17 s

Table 99. modes of accessing main timer-related registers

State of MCRA/MCRB/MPAR ragista, bits					Access to MTIM timer related registers		
RST bit	TES [1:0]	SWA bit	CKE hit	Mode	Read only access	Read/write access	
0	xx	10	0	Configuration mode		MTIM, MTIML, MZPRV, MZREG, MCOMP, MDREG, ST[3:0]	
0	00	0	1	Switched mode	MTIM, ST[3:0]	MCOMP, MDREG, MZREG, MZPRV RMI bit of MISR: 0: no action 1: decrement ST[3:0] RPI bit of MISR: 0: no action 1: increment ST[3:0]	
0	00	1	1	Autoswitched mode	MTIM, ST[3:0]	MDREG, MCOMP, MZREG, MZPRV, RMI, RPI bit of MISR: Set by hardware, (increment ST[3:0]), cleared by software	
0	01 10 11	х	1	Speed sensor mode	MTIM, MTIML, ST[3:0]	MDREG, MZREG, MZPRV, RMI, RPI bit of MISR: Set by hardware, (increment or decrement ST[3:0]), cleared by software.	

226/371

Speed measurement mode

Motor speed can be measured using two methods depending on sensor type: period measurement or pulse counting. Typical sensor handling is described here.

Incremental encoders allows accurate speed measurement by providing a large number of pulses per revolution (ppr) with ppr rates up to several thousands; the higher the ppr rate, the higher the resolution. The proposed method consists of counting the number of clock cycles issued by the incremental encoder interface (encoder clock) during a fixed time window (refer to Figure 101).

The tachogenerator has a much lower ppr rate than the encoder (typically factor 10). In this context, it is more meaningful to measure the period between tacho captures (that is, relevant transitions of the incoming signals). Accuracy is imposed by the reference clock, that is, the CPU clock (refer to Figure 100).






Figure 100. Tachogenerator period acquisition using MTIM timer





Hall sensors (or equivalent sensors providing position information) are widely used for motor control. There are two cases to be considered:

- BLDC motor or six-step synchronous motor drive; 'sensor mode' is recommended in this case, as most tasks are performed by hardware in the delay manager.
- BLAC, asynchronous or motors supplied with 3-phase sinewave-modulated PWM signals in general. In this case 'speed sensor mode' allows high accuracy speed measurement (the sensor mode of the delay manager being unsuitable for sinewave generation). Position information is handled by software to lock the statoric field to the rotoric one for driving synchronous motors.

Hall sensors are usually arranged in a 120° configuration. In that case they provide 3 ppr with both rising and falling edge triggering; the tachogenerator measurement method can therefore be applied. The main difference lies in the fact that one must use the position information they provide. This can be done using the three MCIx pins and the analog multiplexer to know which of the three sensors toggled; an interrupt is generated just after the expected transition (refer to *Figure 102*).

As described in *Figure 103*, the MTIM timer is re-configured depending on the selected sensor. This means that most of delay manager registers are used for a different purpose, with modified functionalities.

For greater precision, the MTIM up-counter is extended to 16 bits using MTIM and an additional MTIML register. On a capture event, the current counter value is captured and the counter [MTIM:MTIML] is cleared. The counting direction is not affected by the EDIR bit when using an encoder sensor.

A 16-bit capture register is used to store the captured value of the extended MTIM counter: the speed result is either a period in clock cycles or a number of encoder pulses. This 16-bit register is mapped in the MZREG and MZPRV register addresses. To ensure that the read value is not corrupted between the high and low byte accesses, a read access to the MSB of this register (MZREG) looks the LSB (that is, MZPRV content is locked) until it is read and any other capture evalue in between these two accesses is discarded.

A compare unitallows a maximum value to be entered for the tacho periods. If the 16-bit counter [MTIM:MTIML] exceeds this value, a speed error interrupt is generated. This may be used to warn the user that the tachogenerator signal is lost (wires disconnected, motor stallod,...). As 8-bit accuracy is sufficient for this purpose, only the MSByte of the counter (that is, MTIM) is compared to 8-bit compare register, mapped in the MDREG register location. The LSByte is nevertheless compared with a fixed FFh value. Available values for comparison are therefore FFFFh, FEFFh, FDFFh, ..., 01FFh, 00FFh.

N'ote:

This functionality is not useful when using an encoder. With an encoder, user must monitor the captured values by software during the periodic capture interrupts: for instance, when driving an AC motor, if the values are too low compared to the stator frequency, a software interrupt may be triggered.




Figure 102. Hall sensor period acquisition using MTIM timer




Figure 103. Overview of MTIM timer in speed measurement mode

- 1. Register set-up described in Speed sensor mode on page 208.
- 2. Register updated on R event.

A logic block manages capture operations depending on the sensor type. A capture is initiated on an active edge ('tacho capture' event) when using a tachogenerator.

If an encoder is used, the capture is triggered on two events depending on the encoder capture mode bit (ECM) in the MZFR register:

- Reading the MSB of the counter in manual mode (ECM = 1)
- Interrupt from the real time clock in automatic mode (ECM = 0)

The clock source of the counter is selected depending on sensor type:

- Motor control peripheral clock (16 MHz) with tachogenerator or hall sensors
- Encoder clock

In order to optimize the accuracy of the measurement for a wide speed range, the autoupdated prescaler functionality is used with slight modifications compared to sensor/sensorless modes (refer to *Figure 104* and *Table 96*).

- When the [MTIM:MTIML] timer value reaches FFFFh, the prescaler is automatically incremented in order to slow down the counter and avoid an overflow. To keep consistent values, the MTIM and MTIML registers are shifted right (d) rided by two). The RPI bit in the MISR register is set and an interrupt is generated (i. RIM is set).
- When a capture event occurs, if the [MTIM:MTIML] timer value is below 5500h, the prescaler is automatically decremented in order to speed up the counter and keep precision better than 0.005% (1/5500h). The MTIML and MTIML registers are shifted left (multiplied by two). The RMI bit in the MISR register is set and an interrupt is generated if RIM is set.
- If the prescaler contents reach the value 0, it can no longer be automatically decremented, the [MTIM:MTIML] timer continues working with the same prescaler value, that is, with a lower accuracy. No RMI interrupt can be generated.
- If the prescaler contents reach the value 15, it can no longer be automatically incremented. When the timer reaches the value FFFFh, the prescaler and all the relevant registers remain unchanged and no interrupt is generated, the timer clock is disabled, and its contents stay at FFFFh. The capture logic block still works, enabling the capture of the maximum timer value.

The only automatically updated registers for the speed sensor mode are MTIM and MTIML. Acress to delay manager registers in speed sensor mode is summarized in *Table 99*.






Figure 104. Auto-updated prescaler functional diagram

Three kinds of interrupt can be generated in Speed sensor mode, as summarized in Figure 105:

- C interrupt, when a capture ever t occurs; this interrupt shares resources (mask bit and flag) with the commutation event in switched/autoswitched mode, as these modes are mutually exclusive.
- RPI/RMI interrupts occur when the ST[3:0] bits of the MPSR register are changed, either automatically or by hardware.
- S interrupt crours when a speed error happens (that is, a successful comparison between [NT:M:MTIML] and [MDREG:FF]). This interrupt has the same channel as the error genery stop interrupt (MCES), as it also warns the user about abnormal system operation. The respective flag bits have to be tested in the interrupt service routine to differentiate speed errors from emergency stop events.

These interrupts may be masked individually.

These interrupts may be masked individually

Delay manager initialization in speed measurement mode: In order to set-up the [MTIM:MTIML] counter properly before any speed measurement, the following procedure must be applied:

- 1. The peripheral clock must be disabled (resetting the CKE bit in the MCRA register) to allow write access to ST[3:0], MTIM and MTIML (refer to Table 99)
- 2. MTIM, MTIML must be reset and appropriate values must be written in the ST[3:0] prescaler adapt to the frequency of the signal being measured and to allow speed measurement with sufficient resolution.

MTIML: The least significant byte of the counter (MTIML) is not used when working in position sensor or sensorless modes.

Debug option

A signal reflecting the capture events may be output on a standard I/O port for debugging purposes. Refer to *Debug option on page 219* for more details.

 \sim

Note:






Figure 105. Prescaler auto-change example

Summary

The use of the delay manager registers for the various available modes is summarized in *Table 100*.

Table 100. MTIM timer-related registers

Name	Reset \'z!ue	Switched/auto switched mode	Speed measurement mode
MTIM	00h	Timer value	16-bit timer MSB value
MTIMI	00h	N/A	16-bit timer LSB value
MZREG	00h	Capture/compare Zn	Capture of 16-bit timer MSB
MZPRV	00h	Capture Zn-1	Capture of 16-bit timer LSB
MCOMP	00h	Compare Cn+1	N/A
MDREG	00h	Demagnetization Dn	Compare for speed error interrupt generation

10.6.8 PWM manager

The PWM manager controls the motor via the six output channels in voltage mode or current mode depending on the V0C1 bit in the MCRA register. A block diagram of this part is given in Figure 107.

Voltage mode

In voltage mode (V0C1 bit = '0'), the PWM signal which is applied to the switches is generated by the 12-bit PWM generator compare U.

Its duty cycle is programmed by software (refer to the PWM Generator section) as required by the application (speed regulation for example).

The current comparator is used for safety purposes as a current limitation. For this feature, the detected current must be present on the MCCFI pin and the current limitation must be present on pin MCCREF. This current limitation is fixed by a voltage reference gap anding on the maximum current acceptable for the motor. This current limitation is generaled with the V_{DD} voltage by means of an external resistor divider but can also be adults d with an external reference voltage (SV). The external components are adjusted by the user depending on the application needs. In voltage mode, it is more along to set a current limitation. As this limitation is set for safety purposes, an interrupt can be generated when the motor current feedback reaches the current limitation in voltage mode. This is the current limitation interrupt and it is enabled by setting the corresponding CLM bit in the MIMR register. This is useful in voltage mode for security purposes.

The PWM signal is directed to the channel in an ager that connects it to the programmed outputs (see Figure 107).

Over current handling in voltage mode

When the current limitat, or, interrupt is enabled by setting the CLIM bit in the MIMR register (available only in voltage mode), the OCV bit in MCRB register determines the effect of this interrupt on the MCOx outputs as shown in Table 101.

C'LIM bit	CLIM bit CLI bit OCV bit		Output effect
0	0	X	Normal running mode
0	(1)	х	PWM is put OFF on current loop effect

Table 101. **CCV** bit effect

For safety purposes, it can be necessary to put all MCOx outputs in reset state (high impedance, high state or low state depending on the setting made by the option byte) on a current limitation interrupt. This is the purpose of the OCV bit. When a current limitation interrupt occurs, if the OCV bit is reset, the effect on the MCOx outputs is only to put the PWM signal OFF on the concerned outputs. If the OCV bit is set, when the current limitation interrupt occurs, all the MCOx outputs are put in reset state.

Interrupt Openie * No No Normal running mode No 1 0 PWM is put OFF on current loop effect Yes All MCOx outputs are put in reset state (MOE reset)(1) 1 1 1 Yes

Only this functionality (CLIM = CLI = OCV = 1) is valid when the three PWM channels are enabled (PCN bit = 1 in the MDTG register). It can also be used as an over-current protection for three-phase PWM application (only if voltage mode is selected).

Current mode

In current mode, the PWM output signal is generated by a combination of the output of the measurement window generator (see *Figure 108*) and the output of the current comparator, and is directed to the output channel manager as well (*Figure 109*).

The current reference is provided to the comparator by phase U, V or W of the PWM Generator (up to 12-bit accuracy) the signal from the three compare registers U, V or W can be output by setting the PWMU, PWMV or PWMW bits in the MPWME register. The PWM signal is filtered through an external RC filter on pin MCCREF.

The detected current input must be present on the MCCFI pin.

Current feedback comparator

Two programmable filters are implemented:

- A blanking window (current window filter) after PWM has been switched 5.11.2 avoid spurious PWM OFF states caused by parasitic noise
- An event counter (current feedback filter) to prevent PWM being t irr eu OFF when the first comparator edge is detected.

Figure 106. Current window and feedback filters PWM on Find of Current window filter blanking window? Obsolete Produ Yes Current feedback filter Current > limit? No Reset counter Limit = 1? Increment counter Nο Yes Counter = limit? Yes Set the CL bit

105.0 102.	able 102. Current window into cotting						
CFW2	CFW1	CFW0	Blanking window length				
0	0	0	Blanking window off				
0	0	1	0.5 μs				
0	1	0	1 μs				
0	1	1	1.5 µs				
1	0	0	2 µs				
1	0	1	2.5 µs				
1	1	0	3 µs				
1	1	1	3.5 µs				

Table 102. Current window filter setting⁽¹⁾

The current window filter is activated each time the PWM is turned ON 't blanks the output of the current comparator during the time set by the CFW[2:0] bits in the MCFR register. The reset value is 000b (blanking window off).

The current feedback filter sets the number of consecutive valid samples (when current is above the limit) needed to generate the active CL event used to turn off the PWM. The reset value is 1.

The sampling of the current comparator is done at fPERIPH/4.

Table 103. Current feedback filter setting

CFF2	CFF1	CFr0	No. of feedback samples needed to turn off PWM
0	0	3 0	1
0	1,00	1	2
0	0.1	0	3
0	1	5)1	4
.0.1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8

The ON time of the resulting PWM starts at the end of the measurement window (rising edge), and ends either at the beginning of the next measurement window (falling edge), or when the current level is reached.

Note.

Be careful that the current comparator is OFF until the CKE and/or DAC bits are set in the MCRA register.

^{1.} Times are indicated for 4 MHz f_{PERIPH}.

Current feedback amplifier

In both current and voltage mode, the current feedback from the motor can be amplified before entering the comparator. This is done by an integrated op-amp that can be used when the OAON bit is set in the OACSR register and the CFAV bit in the MREF register is reset. This allows the three points of the op-amp to be accessed for a programmable gain. The CFAV bit in the MREF register selects the MCCFI0 or OAZ(MCCFI1) pin as the comparator input as shown in the following table.

Table 104. Comparator input selection

CFAV bit	Meaning
0	Select OAZ(MCCFI1) as the current comparator input
1	Select MCCFI0 as the current comparator input

If the amplifier is not used for current feedback, it can be used for other purposes in this case, the OAON bit in the OACSR register and the CFAV bit in the MREF register both have to be set. This means that the current feedback has to be on the MCC.FIC pin to be directly connected to the comparator and the OAP, OAN and OAZ (MCCFII) pins can be used to amplify another signal. Both the OAZ(MCCFII) and MCCFIO pins can be connected to an ADC entry. See (Figure 107).

Note:

The MCCFI0 pin is not available in LQFP32 and LQFP44 devices. In this case, the CFAV bit must be reset. The choice to use the op-amp or nct is made with the OAON bit.

Measurement window

In current mode, the measurement window frequency can be programmed between 390Hz and 50 kHz by the means of the SA[3:0] bits in the MPRSR register.

Note:

المحمار

These frequencies are given for a 4 MHz peripheral input frequency for a BLDC drive (XT16, XT8 bits in MCONF register).

In sensorless π , one this measurement window can be used to detect BEMF zero crossing events its width can be defined between 2.5 μ s and 40 μ s as a minimum in sensorless mode by the $\Im[3.0]$ bits in the MPWME register.

This sets the minimum off time of the PWM signal generated by this internal clock. This off time can vary depending on the output of the current feedback comparator. In sensor mode (SR = 1) and when the sampling for the Z event is done during the PWM ON time in sensorless mode (SPLG bit is set in MCRC register and/or DS[3:0] bits with a value other than 000 in MCONF register), there is no minimum OFF time required anymore, the minimum off time is set automatically to 0µs and the OFF time of the PWM signal is controlled only by the current regulation loop.

Figure 107. Current feedback




Table 105. Sampling frequency selection⁽¹⁾

SA3	S.42	SA1	SA0	Sampling frequency
0	0	0	0	50.0 kHz
0	0	0	1	40.0 kHz
60,	0	O 1	0	33.33 kHz
0	0	1	1	25.0 kHz
0	1	0	0	20.0 kHz
0	1	0	1	18.1 kHz
0	1	1	0	15.4 kHz
0	1	1	1	12.5 kHz
1	0	0	0	10 kHz
1	0	0	1	6.25 kHz
1	0	1	0	3.13 kHz
1	0	1	1	1.56 kHz
1	1	0	0	1.25 kHz

Table 105. Sampling frequency selection⁽¹⁾ (continued)

SA3	SA2	SA1	SA0	Sampling frequency
1	1	0	1	961 Hz
1	1	1	0	625 Hz
1	1	1	1	390 Hz

^{1.} Times are indicated for 4 MHz f_{PERIPH}.

Warning:

If the off time value set is superior than the period of the PWM signal (for example $40\mu s$ off time for a 50 kHz (25 μs period) PWM frequency), then the signal output on MCOx pins selected is a 100% duty cycle signal (always at 1).

Table 106. Off time table⁽¹⁾

Tubic 100.	. On think	table			
ОТЗ	OT2	OT1	ОТО	OFF time sensorless mode (SR = 0) (DS[3:0] = บุ	S⊌nsor mode (SR = 1) or sampling during ON time in sensorless mode (SPLG = 1 and/or DS[3:0] bits)
0	0	0	0	2.5 ;;5	010
0	0	0	1	5 μs	
0	0	1	0	7.5 µs	
0	0	1	16	10 µs	
0	1	0	O.	12.5 µs	
0	1	0	1	15 µs	
0	1	7(1)	0	17.5 µs	
0	1	1	1	20 μs	No minimum off time
1		0	0	22.5 µs	ino minimum on time
1	0	0	1	25 µs	
5	0	7(2)	0	27.5 μs	
1	0	1	1	30 µs	
1	1	0	0	32.5 µs	
10	1	0	1	35 µs	
01	1	1	0	37.5 μs	
1	1	1	1	40 μs	

^{1.} Times are indicated for 4 MHz f_{PERIPH}.




Figure 108. Sampling clock generation block⁽¹⁾


The MTC controller input frequency (f_{PERIPH}) is 4 MHz in this example, It can be configured to 8 MHz with the XT16: XT8 bits in the MCONF register

10.6.9 Channel manager

The channel manager consists of:

- and polation to the !owan ...ously driven by an cown in Figure 109. A phase state register with preload and polarity function
 - A multiplexer to direct the PWM to the !ow and/or high channel group
 - A tristate buffer asynchronously driver by an emergency input

Figure 109. Channel manager block diagram



1. Preload register, changes taken into account at next C event.

MPHST phase state register

A preload register enables software to asynchronously update the channel configuration for the next step (during the previous commutation interrupt routine for example): the OO[5:0] bits in the MPHST register are copied to the phase register on a C event.

Table 107. Output state

OP[5:0] bit	OO[5:0] bit	MCO[5:0] pin
0	0	1 (OFF)
0	1	0-(PWM allowed)
1	0	0 (OFF)
1	1	1-(PWM allowed)

Direct access to the phase register is also possible when the DAC bit in the MCRA register is set.

Note:

In direct access mode (DAC bit is set in MCRA register):

- 1. A C event is generated as soon as there is a write access to OU[5:0] bits in MPHST register.
- 2. The PWM application is selected by the OS0 bit in the MCRB register.
- 3. Regardless of the value of the CKE bit in the MCRA register, the MTIM Clock is disabled and D and Z events are not defected.

Table 108. DAC and MOE bit meaning

MOE bit	DAC bit	Effect on output
0	х	Reset state ⁽¹⁾
1		Standard running mode
1 (0	1	MPHST register value (depending on MPOL, MPAR register values and PWM setting). See <i>Table 155</i> .

^{1.} The reset state of the outputs can be either high impedance, low or high state depending on the corresponding option bit.

The polarity register is used to match the polarity of the power drivers keeping the same control logic and software. If one of the OPx bits in the MPOL register is set, this means the switch x is ON when MCOx is V_{DD} .

Each output status depends also on the momentary state of the PWM, its group (low or high), and the peripheral state.

PWM features

The outputs can be split in two PWM groups in order to differentiate the high side and the low side switches. This output property can be programmed using the OE[5:0] bits in the MPAR register.

Table 109. Meaning of the OE[5:0] bits

OE[5:0]	Channel group	
0	High channel	
1	Low channel	

المرابع

The multiplexer directs the PWM to the upper channel, the lower channel or both of them alternatively or simultaneously according to the peripheral state.

This means that the PWM can affect any of the upper or lower channels allowing the selection of the most appropriate reference potential when free-wheeling the motor in order to:

- improve system efficiency
- speed up the demagnetization phase
- enable back EMF zero crossing detection

The OS[2:0] bits in the MCRB register allow the PWM configuration to be configured for each case as shown in Figure 111 and Figure 110.

During demagnetization, the OS2 bit is used to control PWM mode, and it is latched in a preload register so it can be modified when a commutation event occurs and the configuration is active immediately.

The OS1 bit is used to control the PWM between the D and Z events to control back EMF detection.

OS0 bit allows control of the PWM signal between the Z ever canclitrie next C event.

Note:

Demagnetization speed-up: During demagnetization the violage on the winding has to be as high as possible in order to reduce the demagnetization time. Software can apply a different PWM configuration on the outputs between the C and D events, to force the free wheeling on the appropriate diodes to maximize the demagnetization voltage.

Emergency feature

When the NMCES pin goes low:

- The tristate output buffer is put in reset state asynchronously.
- The MOE bit in the MCRA register is reset.
- An interrupt regulast is sent to the CPU if the EIM bit in the MIMR register is set.

This bit can be connected to an alarm signal from the drivers, thermal sensor or any other feature function security component.

This feature functions even if the MCU oscillator is off.

ЛΓ

┚╻

71

Л

ЛГ

0

0

100

101

High

High [

Low

Low High

Low

Obsolete Productle




Figure 110. PWM application in voltage or current sensorless mode (see Table 133)

ПШП




Figure 111. PWM application in voltage or current sensor mode (see Table 134)

Deadtime generator

When using typical triple half bridge copology for power converters, precautions must be taken to avoid short circuits in half bridges. This is ensured by driving high and low side switches with complementary signals and by managing the time between the switching-off and the switching-on instants of the adjacent switches.

This time is usually known as deadtime and has to be adjusted depending on the devices connected to the PWN counts and their characteristics (intrinsic delays of level-shifters, delays due to power switches, etc.)

'Vir en driving motors in six-step mode, the deadtime generator function also allows synchronous rectification to be performed on the switch adjacent to the one where PWM is applied to reduce conduction losses.

For each of the three PWM channels, there is one 6-bit deadtime generator available.

It generates two output signals: A and B.

The A output signal is the same as the input phase signal except for the rising edge, which is delayed relative to the input signal rising edge.

The B output signal is the opposite of the input phase signal except the rising edge which is delayed relative to the input signal falling edge.

Figure 112 shows the relationship between the output signals of the deadtime register and its inputs.

If the delay is greater than the width of the active phase (A or B) then the corresponding pulse is not generated (see *Figure 113* and *Figure 114*).

Figure 112. Deadtime waveforms




Figure 113. Deadtime waveform with delay greater than the negative PWM pulse





Figure 114. Deathire waveform with delay greater than the positive PWM pulse



246/371

Deadtime T_{dtg} @ 16 MHz f_{mtc} **Deadtime Deadtime** DTG5 DTG4 $\mathbf{T}_{\mathbf{dtg}}$ range expression value @ 16 MHz f_{mtc} From 1 to 32 T_{dtq} (DTG[4..0]+1) x T_{dtq} 0 Χ $2xT_{mtc}$ 125ns 0.125µs to 4µs 4xT_{mtc} 1 0 250ns 4.25µs to 8µs (DTG[3..0]+17) x T_{dtq} From 17 to 32 T_{dta} 1 8xT_{mtc} 500ns 8.5µs to 16µs

Table 110. Deadtime programming and example

The deadtime delay is the same for each of the channels and is programmable with the DTG[5..0] bits in the MDTG register.

The resolution is variable and depends on the DTG5 and DTG4 bits. *Table 110* summarizes the set-up of the deadtime generator.

 IT_{mtc} is the period of the deadtime generator input clock (F_{mtc} = 16 MHz in mass cases, not affected by the XT16:XT8 prescaler bits in the MCONF register).

For safety reasons, and since the deadtime depends only on external component characteristics (level-shifter delay, power components switching a tration, etc.), the register used to set-up deadtime duration can be written only once after the MCU reset. This prevents a corrupted program counter modifying this system critical set-up, which may cause excessive power dissipation or destructive chool-through in the power stage half bridges.

When using the three independent U, V and W! WM signals (PCN bit set) (see *Figure 115*) to drive the MCOx outputs, deadtime is a 1cled as shown in *Figure 112*.

The deadtime generator is enabled/disabled using the DTE bit.

The effect of the DTE bit depends on the PCN bit value.

If the PCN bit is set:

- DTE is read only. To reset it, first reset the PCN bit, then reset DTE and set PCN to 1
 again.
- If D7 E = 0, the high and low side outputs are simply complemented (no deadtime insertion, DTG[5:0] bits are not significant); this is to allow the use of an external deadtime generator.

Note.

The reset value of the MDTG register is FFh so when configuring the deadtime, it is mandatory to follow one the two following sequences:

- To use deadtimes while the PCN bit is set; from reset state write the MDTG value at once. The DTE bit is read back as 1 whatever the programming value (read only if PCN = 1)
- 2. To use deadtimes while the PCN bit is reset, write first the deadtime value in DTG[5:0], then reset the PCN bit, or do both actions at the same time.




Figure 115. Channel manager output block diagram with PWM generator delivering three PWM signals

 The output of the current limitation comparator can be used when three PWM signals are enabled if the VOC1 bit = 0 in the MCRA register.

If the PCN bit is reset, one of the three PMM signals (the one set by the compare U register pair) or the output of the measurement window generator (depending on if the driving mode is voltage or current) is used to provide six-step signals trough the PWM manager (to drive a PM BLDC motor for instance).

In that case, DTE behaves line a standard bit (with multiple write capability). When the deadtime generator is enabled (bit $DT\bar{c} = 1$), the following restrictions are applied:

- Channels are now grouped by pairs: channel[0:1], channel[2:3], channel[4:5]; a deadtime generator is alloca at α each of these pairs (see cautions below).
- The ir out signal of the deadtime generator is the active output of the PWM manager for the corresponding channel. For instance, if we consider the channel [0:1] pair, it may be either channel 0 or channel 1.
- When both channels of a pair are inactive, the corresponding outputs also stay inactive (this is mandatory to allow BEMF zero-crossing detection).

These restrictions are summarized in *Table 111*, which also summarizes the functionality of the deadtime generator when the PCN bit is reset. 1 (PWM) means that the corresponding channel is active (1 in the corresponding bit in the MPHST register), and a PWM signal is applied on it (using the MPAR register and the OS[2:0] bits in MCRB register). PWM represents the complementary signals (although the duty cycle is slightly different due to deadtime insertion). 0 means that the channel is inactive and 1 means that the channel is active and a logic level 1 is applied on it (no PWM signal).

47/

PCN = 0; DTE = 1; x = 0, 2, 4On/Off x (OOx bit) On/Off x+1 (OOx+1 bit) MCOx output MCOx + 1 output 1 (PWM⁽¹⁾) 0 **PWM PWM** 1 (PWM⁽¹⁾) **PWM PWM** 1 (PWM⁽¹⁾) 0 0 1 1 (PWM⁽¹⁾) 0 0 0 1 0 0 0 1 0 0 0

Table 111. Deadtime generator outputs

Warning:

Grouping channels by pairs imposes the arternal connections between the MCO outputs and power devices; the user must therefore pay attention to respect the 'recommended schematics' described in Figure 124 on page 289 and Figure 125 oา กิงษู 290.

Note:

As soon as the channels are grouped in pairs, special care has to be taken in configuring the MPAR register for a PM B! DC Jrive. If both channels of the same pair are both labelled 'high' for example and if the FWM is applied on high channels, the active MCO output x (OOx = 1 bit in the MPEST register) outputs PWM and the paired MCO output x + 1(OOx + 1bit in the MFHS i register) outputs \overline{PWM} and vice versa.

Caution:

When PCN = 0 and a complementary PWM is applied (DTE = 1) on one channel of a pair, if both channels OFF. This is for security purposes to avoid cross-conduction.

ar the DT nefore. To clear the DTE bit from reset state of MDTG register (FFh), the PCN bit must be cleared

^{1.} PWM generation enabled.




Figure 116. Channel manager output block diagram with PWM generator delivering 1 PWM signal

1. Preload register, changes taken into account at next C event.

Programmable chopper

Depending on the application hardware (use of a pulse transformer, for example), a chopper may be needed for the PWM signal. The MREF register allows the chopping frequency and mode to be programmed.

The HFE[1:0] bits program the channels on which chopping is to be applied. The chopped PWM signal may be needed for high side switches only, low side switches or both of them in the same time (see Table 112).

Table 112. Chopping mode

HFE[1:0] bits		Chopping mode		
HFE1	HFE0	PCN bit = 0	PCN bit = 1	
0	0	OFF	OFF	
0	1	Low channels only	Low side stritches	
1	0	High channels only	htigh side switches MCO0, 2, 4	
1	1	Both low and high channels	Both high and low sides	

The chopping frequency can be any of the eight values from 100 kHz to 2 MHz selected by the HFRQ[2:0] bits in the MREF register (see Toble 113).

Table 113. Chopping frequency

				Chopping frequency	
	HFRQ2	HFRQ1 HFF.Q0		F _{mtc} = 16 MHz; F _{mtc} = 8 MHz	F _{mtc} = 4 MHz
	0	0	0	100 kHz	50 kHz
	0	0	(3)	200 kHz	100 kHz
	0	1	0	400 kHz	200 kHz
10	0	40	1	500 kHz	250 kHz
cO//	100	0	0	800 kHz	400 kHz
103	1	0	1	1 MHz	500 kHz
O *	X C1	1	0	1.33 MHz	666.66 MHz
	1	1	1	2 MHz	1 MHz
Note:	When the P	CN bit = 0:			

- If complementary PWM signals are not applied (DTE bit = 0), the high and low drivers are fixed by the MPAR register. Figure 109, Figure 115 and Figure 116 indicate where the HFE[1:0] bits are taken into account depending on the PWM application.
- If complementary PWM signals are applied (DTE bit = 1), the channels are paired as explained in Deadtime generator on page 245. This means that the high and low channels are fixed and the HFE[1:0] bits indicate where to apply the chopper. Figure 117 shows typical complementary PWM signals with high frequency chopping enabled on both high and low drivers.




Figure 117. Complementary PWM signals with chopping frequency on high and low side drivers

10.6.10 PWM generator block

The PWM generator block produces three independent PWM signals based on a single carrier frequency with individually adjustable duty cycles.

Depending on the motor driving method, one or three of these signals may be redirected to the other functional blocks of the motor control peripheral, using the PCN Lit in the MDTG register.

When driving PM BLDC motors in six-step mode (voltage mode only, either sensored or sensorless) a single PWM signal (phase U) is used to supply the input stage, PWM and channel manager blocks according to the selected modes.

For other kind of motors requiring independent PWM control for each of the three phases, all PWM signals (phases U, V and W) are directed to the channel manager, in which deadtime or a high frequency carrier may be added. This is the case of AC induction motors or PMAC motors for instance, supplied with 120° shifted sinewaves in voltage mode.

Main features

- 12-bit PWM free-running up/down counter with up to 16 MHz input clock (F_{mtc})
- Edge-aligned and center-aligned PWM operating modes
- Pວຣາວາມແປງ to reload compare registers twice per PWM period in center-aligned mode
- Full-scale PWM generation
- PWM update interrupt generation
- 8-bit repetition counter
- 8-bit PWM mode
- Timer resynchronization feature

5/




Figure 118. PWM generator block diagram

Functional description

The three PWM signa's are generated using a free-running 12-bit PWM counter and three 13-bit compare registers for phase U, V and W: MCMPU, MCMPV and MCMPW registers respectively.

A fourth 12-bit register is needed to set-up the PWM carrier frequency: MCMP0 register.

Each or these compare registers is buffered with a preload register. Transfer from preload to active registers is done synchronously with PWM counter underflow or overflow depending on configuration. This allows compare values to be written without risks of spurious PWM transitions.

The block diagram of the PWM generator is shown in Figure 118.

Prescaler

The 12-bit PWM counter clock is supplied through a 3-bit prescaler to allow the generation of lower PWM carrier frequencies. It divides F_{mtc} by 1, 2, 3, ..., 8 to get $F_{mtc-pwm}$.

This prescaler is accessed through three bits PCP[2:0] in MPCR register; this register is buffered: the new value is taken into account after a PWM update event.

577

PWM operating mode

The PWM generator can work in center-aligned or edge-aligned mode depending on the CMS bit setting in the MPCR register.

Figure 119 shows the corresponding counting sequence.

It offers also an 8-bit mode to get a full 8-bit range with a single compare register write access by setting the PMS bit in MPCR register.


The comparisons described here are performed between the PWM counter value extended to 13 bits and the 13-bit compare register. Having a compare range greater than the counter range is mandatory to get a full PWM range (that is, up to 100% modulation). This principle is maintained for 8-bit PWM operations.

Center-aligned mode (CMS bit = 1)

In this operating mode, the PWM counter counts up to the value loaded in the .2 bit compare 0 register then counts down until it reaches zero and restarts counting up.

The PWM signals are set to '0' when the PWM counter reaches, in up counting, the corresponding 13-bit compare register value and they are set to ''' when the PWM counter reaches the 13-bit compare value again in down-counting.

Figure 119. Counting sequence in center-aligned and adge-aligned mode



If the 13-bit compare register value is greater than the extended compare 0 register (the 13th bit is set to '0'), the corresponding PWM output signal is held at '1'.

If the 13-bit compare register value is 0, the corresponding PWM output signal is held at '0'.

Figure 120 shows some center-aligned PWM waveforms in an example where the compare 0 register value = 8.

47/

Orcal




Figure 120. Center-aligned PWM waveforms (compare 0 register = 8)

Edge-aligned mode (CMS bit = 0)

In this operating mode, the PWM counter counts up to the value loaded in the 12-bit compare register. Then the PWM counter is cleared and it restarts counting up.

The PWM signals are set to '0' when the PWM counter reaches, in up-counting, the corresponding 13-bit Compare register value and they are set to '1' when the PWM counter is cleared.

If the 13-bit compare 13gister value is greater than the extended compare 0 register (the 13th bit is set to '0'), the corresponding PWM output signal is held at '1'.

If the 13-bit compare register value = 0, the corresponding PWM output signal is held at '0'.

งห์ cor .gure '21 show ravister value = 8 Figure 21 shows some edge-aligned PWM waveforms in an example where the compare 0




Figure 121. Edge-aligned PWM waveforms (compare 0 register = 8)

12-bit mode (PMS bit = 0 in the MPCR register)

This mode is useful for MCMP0 values ranging from 9 bits to 12 bits. *Figure 122* presents the way compare 0 and compare U, V, W should be loaded. It requires loading two bytes in the MCMPxH and MCMPxL registers (that is, MCMP0, MCMPU, MCMPV and MCMPW 16-bit registers) following the sequence classified below:

- write to the MCMPxL register (LSB) first
- then write to the MCI/IF'xr' register (MSB).

The 16-bit value is then ready to be transferred in the active register as soon as an update event occurs. This sequence is necessary to avoid potential conflicts with update interrupts causing the hardware transfer from preload to active registers: if an update event occurs in the middle of the above sequence, the update is effective only when the MSB has been written.

δ⋅bit PWM mode (PMS bit = 1 in MPCR register)

This mode is useful whenever the MCMP0 value is less than or equal to 8-bits. It allows significant CPU resource savings when computing three-phase duty cycles during PWM interrupt routines. In this mode, the compare 0 and compare U, V, W registers have the same size (8 bits). The extension of the MCMPx registers is done in using the OVFx bits in the MPCR register (refer to *Figure 122*). These bits force the related duty-cycles to 100% and are reset by hardware on occurence of a PWM update event.

Note: **Read access to registers with preload**: During read accesses, values read are the content of the preload registers, not the active registers.

Compare register active bit locations: The 13 active bits of the MCMPx registers are leftaligned. This allows temporary calculations to be done with 16-bit precision, round-up is done automatically to the 13-bit format when loading the values of the MCMPx registers.

Note: **MCMP0x registers**: The configuration MCMP0H = MCMP0L = 0 is not allowed.

Note:




Figure 122. Comparison between 12-bit and 8-bit PWM mode

Repetition down-counter

Both in center-aligned and edge-aligned modes, the four compare registers (one compare 0 and three for the U, V and W prases) are updated when the PWM counter underflow or overflow and the 8-bit reporting a clown-counter has reached zero.

This means that data are transferred from the preload compare registers to the compare registers every N cycles of the PWM Counter, where N is the value of the 8-bit repetition register in edge. Caligned mode. When using center-aligned mode, the repetition down-counter is decremented every time the PWM counter overflows or underflows. Although this limits the maximum number of repetition to 128 PWM cycles, this makes it possible to prace the duty cycle twice per PWM period. As a result, the effective PWM resolution in rhat case is equal to the resolution we can get using edge-aligned mode, that is, one T_{mtc} period. When refreshing compare registers only once per PWM period in center-aligned mode, maximum resolution is $2xT_{mtc}$, due to the symmetry of the pattern.

The repetition down counter is an auto-reload type; the repetition rate is maintained as defined by the MREP register value (refer to *Figure 123*).

PWM interrupt generation

A PWM interrupt is generated synchronously with the 'U' update event, which allows to refresh compare values by software before the next update event. As a result, the refresh rate for phases duty cycles is directly linked to MREP register setting.

A signal reflecting the update events may be output on a standard I/O port for debugging purposes. Refer to *Debug option on page 219* for more details.




Figure 123. Update rate examples depending on mode and MREP register setting

Timer resynchronization

The 12-bit time: can be resynchronized by a simple write access with FFh value in the MISR register. Resynchronization means that the 12-bit counter is reset and all the compare preload registers MCP0, MCPU, MCPV, MCPW are transferred to the active registers.

To resynchronize the 12-bit timer properly, the following procedure must be applied:

- Load the new values in the preload compare registers
- 2. Load FFh value in the MISR register (this resets the counter and transfers the compare preload registers in the active registers: U event)
- 3. Reset the PUI flag by loading 7Fh in the MISR register. Refer to note 2 on page 291.

Note:

Loading FFh value in the MISR register has no effect on any flag other than the PUI flag and generates a PWM update interrupt if the PUM bit is set.

Warning:

In switched mode (SWA bit is reset), the procedure is the same and loading FFh in the MISR register has no effect on any flags except those on the PUI flag. As a consequence, it is recommended to avoid setting RMI and RPI flags at the same time in switched mode because none of them are taken into account.

PWM generator initialization and start-up

The three-phase generator counter stays in reset state (that is, stopped and equal to 0), as long as MTC peripheral clock is disabled (CKE = 0).

Setting the CKE bit has two actions on the PWM generator:

- It starts the PWM counter
- It forces the update of all registers with preload registers transferred on U update event, that is, MREP, MPCR, MCMP0, MCMPU, MCMPV, MCMPW (in 12-bit mode, both MCMPxL and MCMPxH must have been written, following the mandatory LSB/MSB sequence, before setting CKE bit). It consequently generates a U interrupt.

10.6.11 Low power modes

Before executing a HALT or WFI instruction, software must stop the motor, and may choose to put the outputs in high impedance.

Table 114. Effect of low power modes on MTC

Mode	Description
Wait	No effect on MTC interface. MTC interrupts exit from Wait mode.
Halt	MTC registers are frozen. In Halt mode, the MTC interface is inactive. The MTC interface becomes operational again when the MCU is woken up by an interrupt with 'exit from Halt mode' capability.

10.6.12 Interrupts

Table 115. MTC interrupt control/wake-up capability

	Interrupt e 'eı t	Event flag	Enable control bit	Exit from WAIT	Exit from HALT
	Ratio increment	RPI	RIM	Yes	No
	Rain decrement	RMI	Klivi	Yes	No
16	Speed error	SEI	SEM	Yes	No
601	Emergency stop	EI	EIM	Yes	No
003	Current limitation	CLI	CLIM	Yes	No
0.	BEMF zero-crossing	ZI	ZIM	Yes	No
	End of demagnetization	DI	DIM	Yes	No
-1050	Commutation or capture	CI	CIM	Yes	No
$O_{\mathcal{O}}$	PWM update	PUI	PUM	Yes	No
	Sampling out	SOI	SOM	Yes	No

The MTC interrupt events are connected to the three interrupt vectors (see *Section 7: Interrupts*).

They generate an interrupt if the corresponding enable control bit is set and the interrupt mask in the CC register is reset (RIM instruction).

577

10.6.13 **MTC** registers

Timer counter register (MTIM)




Table 116. MTIM register description

Bit	Name	Function
7:0	T[7:0]	MTIM counter value These bits contain the current value of the 8-bit up counter. In speed neacurement mode, when using encoder sensor and MTIM captures triggered by SVv (refer to Figure 103) a read access to MTIM register causes a capture of the [MTIM:MTIML] register pair to the [MZREG: MZPRV] registers.

Timer counter register LSB (MTIML)




Table 117. MTIML register description

Bit	Name	Function
7:0	T'_[7 0 ₁	M.T.M. counter value LSB These bits contain the current value of the least significant byte of the MTIM up counter, when used in speed measurement mode (that is, as a 16-bit timer).

pture Z_{n-1} register (MZPRV)

Captur

MZPRV

7 Reset value: 0000 0000 (00h) 3 2 0 ZP[7:0] R/W

Table 118. MZPRV register description

Bit	Name	Function
7:0	ZP[7:0]	Previous Z value or speed capture LSB These bits contain the previous captured BEMF value (Z_{N-1}) in switched and autoswitched mode or the LSB of the captured value of the [MTIM:MTIML] registers in speed sensor mode.

Capture Z_n register (MZREG)




Table 119. MZREG register description

Bit	Name	Function						
7:0	ZC[7:0]	Current Z value or speed capture MSB. These bits contain the current captured BEMF value (Z _N) in switched and autoswitched mode or the MSB of the captured value of the [MTIM:MTIM:] registers in speed sensor mode. A read access to MZREG in this case disable: the speed captures up to MZPRV reading (refer to Speed measurement mode on page 227).						

Compare C_{n+1} register (MCOMP)




Table 120. MCOMP register description

Bit	Name	Function
7:0	DC[7:0]	Next compare value $Tingse$ bits contain the compare value for the next commutation (C_{N+1}) .

Demagnetization register (MDREG)




Table 121. MDREG register description

Bit	Name	Function				
7:0	DN[7:0]	D value $ \label{eq:D_N} $				

261/371

A_N weight register (MWGHT)




Table 122. MWGHT register description

Bit	Name	Function						
7:0	AN[7:0]	A weight value These bits contain the A_N weight value for the multiplier. In autoswitched mode the MCOMP register is automatically loaded when a Z event occurs (see Equator, 10).						
Equ	Equation 10							
Zr	$\frac{\text{Zn} \times \text{MWGHT}}{256(\text{d})} \text{or} \frac{\text{Zn-1} \times \text{MWGHT}}{256(\text{d})} (*)$							
whe	where (*) depends on the DCB bit in the MCRA registe.							
Prescaler and sampling register (MPRSF)								

Equation 10

$$\frac{\text{Zn x MWGHT}}{256(d)}$$
 or $\frac{\text{Zn-1 x MWGHT}}{256(d)}$ (*)

Prescaler and sampling register (MPRSF)




Table 123. MCR's R register description

	Bit	ı 'arııe	Function
0/8	7. 1	SA[3:0]	Sampling ratio These bits contain the sampling ratio value for current mode. Refer to <i>Table 105:</i> Sampling frequency selection on page 238.
Opsole	3:0	ST[3:0]	Step ratio These bits contain the step ratio value. It acts as a prescaler for the MTIM timer and is auto incremented/decremented with each R+ or R- event. Refer to Table 98: Step frequency/period range (4 MHz) on page 226 and Table 99: modes of accessing mtim timer-related registers on page 226.
Open			

Interrupt mask register (MIMR)

MIMR Reset value: 0000 0000 (00h) 7 6 5 4 3 2 0 1 PUM RIM CLIM EIM DIM CIM SEM ZIM R/W R/W R/W R/W R/W R/W R/W R/W

Table 124. MIMR register description

Bit N	Name	Function
7 F	PUM	PWM update mask bit 0: PWM update interrupt disabled 1: PWM update interrupt enabled
6 5	SEM	Speed error mask bit 0: Speed error interrupt disabled 1: Speed error interrupt enabled
5 I	RIM	Ratio update interrupt mask bit 0: Ratio update interrupts (R+ and R-) disabled 1: Ratio update interrupts (R+ and R-) enabled
4 C	CLIM	Current limitation interrupt mask bit 0: Current limitation interrupt disab.cd 1: Current limitation interrupt chabed This interrupt is available chly in voltage mode (VOC1 bit = 0 in MCRA register) and occurs when the motor current feedback reaches the external current limitation value.
3 1	EIM	Emergency stop interrupt mask bit 0: Emergency stop interrupt disabled 1: Emergency stop interrupt enabled
2	ZIM	B20: E /IF zero-crossing interrupt mask bit 0: BEMF Zero-crossing Interrupt disabled 1: BEMF Zero-crossing Interrupt enabled
	DIM	End of demagnetization interrupt mask bit 0: End of demagnetization interrupt disabled 1: End of demagnetization interrupt enabled if the HDM or SDM bit in the MCRB register is set
0	CIM	Commutation/capture interrupt mask bit 0: Commutation/capture interrupt disabled 1: Commutation/capture interrupt enabled

263/371

Interrupt status register (MISR)

MISR		Rese	Reset value: 0000 0000 (00h)					
7	6	5	4	3	2	1	0	
PUI	RPI	RMI	CLI	EI	ZI	DI	CI	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Table 125. MISR register description

	Bit Name		Function
	7	PUI	PWM update interrupt flag This bit is set by hardware when all the PWM compare register are transferred from the preload to the active registers. The corresponding interrupt allows the user to refresh the preload registers before the next PWM update event definition with MREP register. 0: No PWM update interrupt pending 1: PWM update interrupt pending
	6	RPI	Ratio increment interrupt flag Autoswitched mode (Swa bit = 1) 0: No R+ interrupt pending 1: R+ interrupt pending Switched mode (Swa bit = 0) 0: No R+ action 1: The hardware incremer ts the ST[3:0] bits when the next commutation occurs and shifts all timer registers right. Speed sensor mode (SWA bit = x, TES[1:0] bits = 01, 10, 11) 0: No R+ interrupt pending 1: R+ Interrupt pending
Obsole		RMI	Ratic decrement interrupt flag Autoswitched mode (SWA bit = 1) U: No R- interrupt pending 1: R- Interrupt pending Switched mode (SWA bit = 0) O: No R- action 1: The hardware decrements the ST[3:0] bits when the next commutation occurs and shifts all timer registers left Speed sensor mode (SWA bit = x, TES[1:0] bits = 01, 10, 11) O: No R- interrupt pending 1: R- Interrupt pending
Obsoli	4	CLI	Current limitation interrupt flag 0: No current limitation interrupt pending 1: Current limitation interrupt pending
	3	EI	Emergency stop interrupt flag 0: No emergency stop interrupt pending 1: Emergency stop interrupt pending
	2	ZI	BEMF zero-crossing interrupt flag 0: No BEMF zero-crossing interrupt pending 1: BEMF zero-crossing interrupt pending

Bit Name **Function** End of demagnetization interrupt flag DΙ 1 0: No end of demagnetization interrupt pending 1: End of demagnetization interrupt pending Commutation/capture interrupt flag 0 CI 0: No commutation/capture interrupt pending 1: Commutation/capture interrupt pending

Table 125. MISR register description (continued)

- Note: Loading value FFh in the MISR register resets the PWM generator counter and transfers the compare preload registers in the active registers by generating a U event (PUI bit set to 1). Refer to Timer resynchronization on page 258.
 - 2 When several MTC interrupts are enabled at the same time the BRES instruction must not be used to avoid unwanted clearing of status flags: if a second interrupt occurs while BRES is executed (which performs a read-modify-write sequence) to clear the flag of a first interrupt, the flag of the second interrupt may also be cleared and the corresponding interrupt routine is not serviced. It is thus recommended to use a load instruction to clear the flag, with a value equal to the logical complement of the bit. For instance, to clear the PUI flag:

Id MISR, # 0x7F.

In autoswitched mode (SWA = 1 in the MRCA register): As all bits in the MISR register are status flags, they are set by internal hard ware signals and must be cleared by software. Any attempt to write them to 1 has no effect (the) are read as 0) without interrupt generation.

In switched mode (SWA = 0 in the MECA register): To avoid losing any interrupts when modifying the RMI and RPI bits the following instruction sequence is recommended:

Id MISR, # 0x9F; reset Loch P!/II and RPI bits.

Id MISR, # 0xBF; set RNI bit. Id MISR, # 0xD.=; ∴eι RPI bit.

Control register A (MCRA)

N'CKA Reset value: 0000 0000 (00h) Ohan, 5 4 3 2 1 0 MOE CKE SR V0C1 **SWA** PΖ DAC DCB R/W R/W R/W R/W R/W R/W R/W R/W

Table 126. MCRA register description

Bit	Name	Function
7	MOE	Output enable bit 0: Outputs disabled; MC0[5:0] outputs are put in reset state ⁽¹⁾⁽²⁾ 1: Outputs enabled; MC0[5:0] outputs enabled

Table 126. MCRA register description (continued)

Bit	Name	Function
6	CKE	Clock enable bit 0: Motor control peripheral clocks disabled 1: Motor control peripheral clocks enabled Note: 'Clocks disabled' means that all peripheral internal clocks (delay manager, internal sampling clock, PWM generator) are disabled. Therefore, the peripheral can no longer detect events and the preload registers do not operate. When clocks are disabled, write accesses are allowed, so for example, MTIM counter register can be reset by software. See Table 127.
5	SR	Sensor ON/OFF 0: Sensorless mode 1: Position sensor mode See Table 128, Table 133 and Table 134.
4	DAC	Direct access to phase state register 0: No direct access (reset value). In this mode the preload value of the MPHST and MCRB registers is taken into account at the C event 1: Direct access enabled. In this mode, write a value in the MPHST register to access the outputs directly See Table 129. Note: In direct access mode (DAC bit is set in MCRA register), a C event is generated as soon as there is a write access to the DO[5:0] bits in MPHST register. In this case, the PWM low/high selection is denoted.
3	V0C1	Voltage/current mode 0: Voltage mode 1: Current mode
2	SWA	Switched/auto switched mode 0: Switched mode 1: Anaswitched mode i/c/es: 1. After reset, in autoswitched mode (SWA = 1), the motor control peripheral is waiting for a C commutation event. 2. After reset, a C event is immediately generated when CKE and SWA are simultaneously set due to a nil value of MCOMP.
1	PZ	Protection from parasitic zero-crossing event detection 0: Protection disabled 1: Protection enabled Note: If the PZ bit is set, the Z event filter (ZEF[3:0] in the MZFR register is ignored.
0	DCB	Data capture bit 0: Use MZPRV (Z _N -1) for multiplication 1: Use MZREG (Z _N) for multiplication See <i>Table 130</i> .

- The reset state is either high impedance, high or low state depending on the corresponding option bit.
- When the MOE bit in the MCRA register is reset (MCOx outputs in reset state), and the SR bit in the MCRA register is reset (sensorless mode) and the SPLG bit in the MCRC register is reset (sampling at PWM frequency) then, depending on the state of the ZSV bit in the MSCR register, Z event sampling can run or be stopped (and D event is sampled).

	- and the committee of									
CKE bit	it MOE bit DAC bit Pe		Peripheral clock	Effect on MCOx output						
0	0	Х	Disabled	Reset state						
0	1	0	Disabled	Peripheral frozen ⁽²⁾						
0	1	1	Disabled	Direct access via MPHST (only logical level)(3)						
1	0	х	Enabled	Reset state						
1	1	0	Enabled	Standard running mode.						
1	1	1	Enabled	Direct access via MPHST (PWM can be applied)(3)						

Table 127. Output configuration summary⁽¹⁾

- When clocks are disabled (CKE bit reset) while outputs are enabled (MOE bit set), the effects on the MCOx outputs where PWM signal is applied depend on the running mode selected:

 In voltage mode (VOC1 bit = 0), the MCOx outputs where PWM signal is applied stay at level 1.

 In current mode (VOC1 bit = 1), the MCOx outputs where PWM signal is applied are put to leve' 0.

 In all cases, MCOx outputs where a level 1 was applied before disabling the clocks stay at leve' 1. That is why it is recommended to disable the MCOx outputs (reset MOE bit) before disabling the clocks. This puts all the MCOx outputs under reset state defined by the corresponding option bit. all the MCOx outputs under reset state defined by the corresponding option bit. **Effect on PWM generator:** The PWM generator 12-bit counter is reset as soon as CK.F. J. This ensures that the PWM signals start properly in all cases. When these bits are set, all registers with preload on
- update event are transferred to active registers. "Peripheral frozen" configuration is not recommended, as the peripheral ray be stopped in an unknown state (depending on PWM generator outputs,etc.). It is better practice to exit from run mode by first setting output state (by toggling either MOE or DAC bits) and then to dis abline the clock if needed.
- 3. In direct access mode (DAC = 1), when CKE = 0 (peripheral labels only logical level can be applied on the MCOx outputs when they are enabled whereas when CKE = 1 (peripheral clock enabled), a PWM signal can be applied on them. Refer to Table 150: Deadtime generator set-up on page 281.

Table 128. Sensor mode selection

SR bit	Mode	OS[2:0] bits	Behavior of the output PWM		
0	Sensors not used	າຣ[2:0] bits enabled	'Between C _n and D' behavior, 'Between D and Z' behavior and 'Between Z and C _{n+1} ' behavior		
1	Senacrs used	OS1 disabled	'Between C_n and Z ' behavior and 'Between Z and C_{n+1} ' behavior		

Table 1.29. DAC bit meaning

10	iviOE bit	DAC bit	Effect on output			
$cO^{\prime\prime}$	0	х	Reset state depending on the option bit			
0/03	1	0	Standard running mode			
0,	101	1	MPHST register value (depending on MPOL, MPAR register values and PWM setting) (see <i>Table 155</i>)			
125011	Table 130. M	ultiplier resu	lt			
Ob	DCB bit		Commutation delay			
			MOOME MAKEUT MEEDINGS			

Table 130. Multiplier result

DCB bit	Commutation delay
0	MCOMP = MWGHT x MZPRV/256
1	MCOMP = MWGHT x MZREG/256

Control register B (MCRB)

MCRB Reset value: 0000 0000 (00h) 7 6 5 4 3 2 CPB⁽¹⁾ HDM⁽¹⁾ SDM⁽¹⁾ OS2⁽¹⁾ OCV Reserved OS[1:0] R/W R/W R/W R/W R/W R/W

Table 131. MCRB register description

	Bit	Name	Function
	7	-	Reserved, must be kept at reset value.
	6	СРВ	Compare bit for zero-crossing detection 0: Zero crossing detection on falling edge 1: Zero crossing detection on rising edge
	5	HDM	Hardware demagnetization event mask bit 0: Hardware demagnetization disabled 1: Hardware demagnetization enabled
	4	SDM	Simulated demagnetization event mask pit 0: Simulated demagnetization disabled 1: Simulated demagnetization enabled
	3	OCV	Over current handling in voltage mode 0: Overcurron อาวเอction is OFF 1: Overcur อาร์ protection is ON This bit ออเร as described in <i>Table 132</i> .
10	2:0)\$2, O\$[1:0]	Coerating output mode selection bits These bits are used to define the various PWM output configurations. Refer to the step behavior diagrams (Figure 110 and Figure 111), Table 133: Step behavior/sensorless mode, Table 134: PWM mode when SR = 1, and Table 135: PWM mode when DAC = 1.
Obsole	16	PY	
Obsoli			

Preload bits, new value taken into account at the next C event (in normal mode) or when a value is written
in the MPHST register when in direct access mode. For more details refer to the description of the DAC bit
in Control register A (MCRA) on page 265. The use of a preload register allows all the registers to be
updated at the same time.

Table 132. Over current handling

CLIM bit	CLI bit	OCV bit	Output effect	Interrupt
0	0	х	Normal running mode	No
0	1	х	PWM is put off as current loop effect	No
1	0	х	Normal running mode	No
1	1	0	PWM is put off as current loop effect	Yes
1	1	1	All MCOx outputs are put in reset state (MOE reset) ⁽¹⁾	Yes

This feature is also available when using the three PWM outputs (PCN bit = 1 in the MDTG register), providing that the VOC1bit = 0 (MCRA register). See Over current handling in voltage mode on page 234.

Table 133. Step behavior/sensorless mode

OS2 bit	PWM after C and before D	OS1 bit	PWM after D and before Z	OS0	PWM ofter Z and before next C
		0	On high abannala	0	วา high channels
0	On high channels	0	On high channels	01(On low channels
0		1	On low channe's	0	On high channels
				1	On low channels
		0	On high channels	0	On high channels
1	On low channels		On Hon Channels	1	On low channels
'	On low channels	1	On low channels	0	On high channels
		1		1	On low channels

For more details, see Stop behavior diagrams (Figure 110 and Figure 111). Note:

Table 134. PWint mode when SR = 1

	OS2 'at	ייש after C and before Z	OS1 bit	Unused	OS0	PWM after Z and before next C
	16	On high channels	x	х	0	On high channels
		On high channels	^	^	1	On low channels
1050.	10	On low channels	,		0	On high channels
Ob		On low channels	Х	X	1	On low channels
16	Table 135	5. PWM mode whe	n DAC = 1			
10501	OS2 bit	Unused	OS1 bit	Unused	OS0	PWM on outputs
Oh	v	v	, , , , , , , , , , , , , , , , , , ,		0	On high channels
	X	X	X	X		

Jubic 100	. I Will Illoac Wile	1 DAG - 1			
OS2 bit	Unused	OS1 bit	Unused	OS0	PWM on outputs
v	V	х	х	0	On high channels
Х	X			1	On low channels

Warning:

As the MCRB register contains preload bits with, it has to be written as a complete byte. A bit set or bit reset instruction on a non-preload bit resets has the effect of resetting all the preload bits.

Control register C (MCRC)

MCRB Reset value: 0000 0000 (00h) 7 6 5 4 3 2 SEI/OI EDIR/HZ SZ **SPLG** SC VR[2:0] R/W RO R/W R/W R/W R/W

Table 136. MCRC register description


Bit		Function
7	SEI/OI	Speed error interrupt flag/MTIM overflow flag Position sensor or sensorless moc's TES[1:0] bits = 00): OI: MTIM overflow flag This flag signals an overflow of the MTIM timer. It has to be cleared by software. 0: No MTIM timer overflow 1: MTIM timer overflow Note: No interrupt is associated with this flag. Speed sensor mode (TES[1:0] bits = 01, 10, 11): SEI: Speed error interrupt flag 0: No tache error interrupt pending ': Tacho error interrupt pending
)05018 ¹⁶	EDIR/HZ	Position sensor or sensorless mode (TES[1:0] bits = 00): HZ: Hardware zero-crossing event bit This read/write bit selects if the Z event is hardware or not. 0: No hardware zero-crossing event 1: Hardware zero-crossing event Speed sensor mode (TES[1:0] bits = 01, 10, 11): EDIR: Encoder direction bit This bit is read-only. As the rotation direction depends on encoder outputs and motor phase connections, this bit cannot indicate absolute direction. It therefore gives the relative phase-shift (that is, advance/delay) between the two signals in quadrature output by the encoder (see Figure 91). 0: MCIA input delayed compared to MCIB input 1: MCIA input in advance compared to MCIB input
5	SZ	Simulated zero-crossing event bit 0: No simulated zero-crossing event 1: Simulated zero-crossing event

Table 136. MCRC register description (continued)

Bit	Name	Function
4	SC	Simulated commutation event bit 0: Hardware commutation event in auto-switched mode (SWA = 1 in MCRA register) 1: Simulated commutation event in auto-switched mode (SWA = 1 in MCRA register)
3	SPLG	Sampling Z event at high frequency in sensorless mode (SR = 0) This bit enables sampling at high frequency in sensorless mode independently of the PWM signal or only during ON time if the DS[3:0] bits in the MCONF register contain a value. Refer to Table 160: MCONF register description on page 284. 0: Normal mode (Z sampling at PWM frequency at the end of the OFF time) 1: Z event sampled at f _{SCF} (see Table 166) Note: When the SPLG bit is set, there is no minimum OFF time programmed by the OT [3:0] bits, the OFF time is forced to 0µs. This means that in curven! mode, the OFF time of the PWM signal comes only from the current loce
2:0	VR[2:0]	BEMF/demagnetization reference threshold These bits select the V_{REF} value as shown below. 111: V_{REF} voltage threshold = threshold voltage set by external MCVREF pin 110: $3.5V^{(1)}$ 101: $2.5V^{(1)}$ 100: $2V^{(1)}$ 011: $1.5V^{(1)}$ 010: $1V^{(1)}$ 001: $0.6V^{(1)}$ 000: $0.2V^{(1)}$ The V_{REF} value is used for BEMF and demagnetization detection.

^{1.} Typical values for V_{DD} = 5V

Phase state register (MPHST)



^{1.} Preload bits, new value taken into account at the next C event.

Table 137. MPHST register description

Bit	Name	Function						
7:6	IS[1:0]	Input selection bits These bits mainly select the input to connect to the comparator: 00: channel selected = MCIA. 01: channel selected = MCIB. 10: channel selected = MCIC. 11: channel selected = Both MCIA and MCIB: encoder mode. The fourth configuration (IS[1:0] = 11) specifies that an incremental encoder is used (in this case MCIA and MCIB digital signals are directly connected to the incremental encoder interface and the analog multiplexer is bypassed).						

4

Table 137. MPHST register description (continued)

Bit	Name	Function					
5:0	OO[5:0]	Channel ON/OFF bits These bits are used to switch channels ON/OFF at the next C event if the DAC bit = 0 or if DAC directly = 1. 0: Channel OFF (output channel state inactive), the relevant switch is OFF, no PWM possible 1: Channel ON (output channel state active), the relevant switch is ON, PWM is possible (not significant when PCN or DTE bit is set)					

Caution:

As the MPHST register contains bits with preload, the whole register has to be written at once. This means that a bit set or bit reset instruction on only one bit without preload resets all the bits with preload.

Motor current feedback register (MCFR)




Table 138. MCFR register description

	Bit	Name	Function
	7	RPGS	Register page selection 0: Access to registers mapped in page 0 1: Access to registers mapped in page 1
	6	RST	Rt sct 1.11 C registers Software can set this bit to reset all MTC registers without resetting the ST7. 0: No MTC register reset 1: Reset all MTC registers
Obsole	5:3	CFF[2:0]	Current feedback filter bits These bits select the number of consecutive valid samples (when the current is above the limit) needed to generate the active event ⁽¹⁾ : 000: current feedback samples = 1 001: current feedback samples = 2 010: current feedback samples = 3 011: current feedback samples = 4 100: current feedback samples = 5 101: current feedback samples = 6 110: current feedback samples = 7 111: current feedback samples = 8

Table 138. MCFR register description (continued)

Bit	Name	Function
2:0	CFW[2:0]	Current window filter bits These bits select the length of the blanking window activated each time PWM is turned on ⁽²⁾ : 000: blanking window = off 001: blanking window = 0.5µs 010: blanking window = 1µs 011: blanking window = 1.5µs 100: blanking window = 2µs 101: blanking window = 2.5µs 110: blanking window = 3µs 111: blanking window = 3.5µs The filter blanks the output of the current comparator.

- 1. Sampling is done at $f_{PERIPH}/4$.
- 2. Times are indicated for 4 MHz $f_{\mbox{\scriptsize PERIPH}}$.

Motor D event filter register (MDFR)




Table 139. MDFR register description

Bit	Name	Function
7:4	DEF[3:0]	D event filter bits These bits select the number of valid consecutive D events (when the D event is uetected) needed to generate the active event. See <i>Table 140</i> .
3:0	DWF[3:0]	D window filter bits These bits select the length of the blanking window activated at each C event. The filter blanks the D event detection. See <i>Table 141</i> .

	7:4 DE	7:4 DEF[3:0] These bits select the number of valid consecutive D events (when the D event is uetected) needed to generate the active event. See <i>Table 140</i> .								
10	3:0 DW		D window filter bits These bits select the length of the blanking window activated at each C event. The filter blanks the D event detection. See <i>Table 141</i> .							
5010	Table 140. D event filter setting ⁽¹⁾									
002	DEF3	DEF2	DEF1	DEF0	D event samples	SR = 1				
10	0	0	0	0	1					
$cO^{\prime\prime}$	0	0	0	1	2					
0/05	0	0	1	0	3					
Or	0	0	1	1	4					
	0	1	0	0	5	No D event filter				
	0	1	0	1	6					
	0	1	1	0	7					
	0	1	1	1	8					
	1	0	0	0	9					

273/371

Table 140. D event filter setting⁽¹⁾ (continued)

DEF3	DEF2	DEF1	DEF0	D event samples	SR = 1
1	0	0	1	10	
1	0	1	0	11	
1	0	1	1	12	
1	1	0	0	13	No D event filter
1	1	0	1	14	
1	1	1	0	15	
1	1	1	1	16	

^{1.} Sampling is done at the selected f_{SCF} frequency.

Table 141. D window filter setting⁽¹⁾

DWF3	DWF2	DWF1	DWF0	C to D window filter in sensorless mode (SR = 0)	Sit = 1
0	0	0	0	5 μs	21 (5)
0	0	0	1	10 µs	, '''C''
0	0	1	0	15 µs	00/0
0	0	1	1	20.15	010
0	1	0	0	25 µs	
0	1	0	1	30 µs	
0	1	1		35 µs	
0	1	1		40 µs	No window filter after C event
1	0	0	0	60 µs	THO WINDOW THE CHIEF OF CVCIT
1	0	0	1	80 µs	
1	Ü	1	0	100 µs	
	0	1	1	120 µs	
1	1	0	0	140 µs	
1	74	0	1	160 µs	
.0.	1	1	0	180 µs	
1	1	1	1	200 μs	
1. Time	s are indic	ated for 4	MHz f _{PERI}	РН∙	

^{1.} Times are indicated for 4 MHz f_{PERIPH}.

Reference register (MREF)

MREF Reset value: 0000 0000 (00h) 7 2 6 5 3 1 HST HFRQ[2:0] CL **CFAV** HFE[1:0] R/W R/W R/W R/W R/W

Table 142. MREF register description

Bit	Name	Function
7	HST	Hysteresis comparator value This read only bit contains the hysteresis comparator output. 0: Demagnetization/BEMF comparator is under V _{REF} 1: Demagnetization/BEMF comparator is above V _{REF}
6	CL	Current loop comparator value This read only bit contains the current loop comparator output value. 0: Current detect voltage is under V _{CREF} 1: Current detect voltage is above V _{CREF}
5	CFAV	Current feedback amplifier entry validation 0: OAZ(MCCFI1) is the current comparator entry 1: MCCFI0 is the current comparator entry
4:3	HFE[1:0]	Chopping mode selection These bits select the chopping mode: 00: Chopping mode = off 01: Chopping mode = on low channels only 10: Or, high channels only 11: 3oth high and low channels
2:0	HFRQ[2·0]	Chapter frequency selection These bits select the chopping frequency (see <i>Table 143</i>).

Table 1.13. Chopping frequency selection⁽¹⁾

10		AUIO		Chopping frequency		
ansole	HFRQ2	HFRQ1	HFRQ0	F _{mtc} = 16MHz F _{mtc} = 8MHz	F _{mtc} = 4MHz	
Ob	8 0	0	0	100 kHz	50 kHz	
7/6	0	0	1	200 kHz	100 kHz	
,,,,	0	1	0	400 kHz	200 kHz	
002	0	1	1	500 kHz	250 kHz	
	1	0	0	800 kHz	400 kHz	
	1	0	1	1 MHz	500 kHz	
	1	1	0	1.33 MHz	666.66 MHz	
	1	1	1	2 MHz	1 MHz	

^{1.} The chopper signal has a 50% duty cycle.

PWM control register (MPCR)

MPCR Reset value: 0000 0000 (00h) 7 6 5 4 3 2 0 1 **PMS** OVFU OVFV OVFW CMS PCP[2:0] R/W R/W R/W R/W R/W R/W

Table 144. MPCR register description

Bit	Name	Function
7	PMS	PWM mode selection 0: Standard mode: bit b7 in the MCPxH register represents the extension bit 1: '8-bit' mode: bit b7 (extension bit) in the MCPxH register is located in 'he idPCR register (OVFx bits). The number of active bits in MCPxH and VCFx∟ is decreased to b15:b8 instead of b15:b3.
6	OVFU	Phase U 100% duty cycle selection 0: Duty cycle defined by MCPUH:MCPUL register 1: Duty cycle set at 100% on phase U at next and attention and maintained until the next one. This bit is reset once transferred to the active register on update event.
5	OVFV	Phase V 100% duty cycle selection 0: Duty cycle defined by MCPVidimicPVL register 1: Duty cycle set at 100% on phase V at next update event and maintained until the next one. This bit is iese, once transferred to the active register on update event
4	OVFW	Phase W 100% duty cycle selection 0: Duty cycle ue fir ed by MCPWH:MCPWL register 1: Duty cycle set at 100% on phase W at next update event and maintained until tho mext one. This bit is reset once transferred to the active register on update event.
3	MS	ל־WM counter mode selection 0: Edge-aligned mode 1: Center-aligned mode
2:0	PCP[2:0]	PWM counter prescaler value This value divides the F_{mtc} frequency by N, where N is PCP[2:0] value. The resulting frequency of the PWM counter input clock is shown below: 000: PWM counter input clock = F_{mtc} 001: PWM counter input clock = $F_{mtc}/2$ 010: PWM counter input clock = $F_{mtc}/3$ 011: PWM counter input clock = $F_{mtc}/4$ 100: PWM counter input clock = $F_{mtc}/5$ 101: PWM counter input clock = $F_{mtc}/6$ 110: PWM counter input clock = $F_{mtc}/7$ 111: PWM counter input clock = $F_{mtc}/7$

Repetition counter register (MREP)




Table 145. MREP register description

Bit	Name	Function				
7:0	REP[7:0]	Repetition counter value (N) This register allows the user to set up the update rate of the PWM counter compare register (that is, periodic transfers from preload to active registers), as well as the PWM Update interrupt generation rate, if these interrupts are enabled Each time the MREP related down-counter reaches zero, the compare registers are updated, a U interrupt is generated and it re-starts counting from the MREP value. After a microcontroller reset, setting the CKE bit in the MCRA register (that is, enabling the clock for the MTC peripheral) forces the transfer from the MREP preload register to its active register and generates a U interrupt. During run-time (while CKE bit = 1) a new value entered in the MREP preload register is taken into account after a U event. As shown in Figure 123, (N+1) value corresponds to: The number of PWN periods in edge-aligned mode The number of half PWM periods in center-aligned mode				

Compare phase W preload register high (MCPWH)





Table 146. MCPWH register description

	Bit	Name	Function
-	7:0	CPWH[7:0]	Most significant byte of phase W preload value

Compare phase W preload register low (MCPWL)



277/371

Table 147. MCPWL register description

Bit	Name	Function			
7:5	CPWL[7:3]	Low bits of phase W preload value			
2:0	-	Reserved			

Compare phase V preload register high (MCPVH)




Table 148. MCPVH register description

Bit	Name	Function	100,0	
7:0	CPVH[7:0]	Most significant byte of phase V preload value	0/10	191

Compare phase V preload register low (MCPV)




Table 149. MCPVL register description

Bit	Name	Function
7:5	C5/7[5:3]	Low bits of phase V preload value
2:5	-	Reserved

Compare phase U preload register high (MCPUH)





Table 150. MCPUH register description

E	3it	Name	Function
7	0:'	CPVu[7:0]	Most significant byte of phase U preload value






Table 151. MCPUL register description

Bit	Name	Function
7:5	CPUL[7:3]	Low bits of phase U preload value
2:0	-	Reserved

Compare 0 preload register high (MCP0H)




Table 152. MCP0H register description

Bi	Name	Function
7:4	-	Reserved
3:0	CP0H[3:0]	Most significant bits of compare 0 preload value

Compare 0 preload register low (MCP0L)




Table 153. MCP0L register description

	Bit	Name	Function	
Ī	7:0	CP0L[7:0]	ow byte of compare 0 preload value	

The 16-bit compare registers MCMPOx, MCMPUx, MCMPVx, MCMPWx MSB and LSB parts have to be written sequentially before being taken into account when an update event occurs; refer to PWM operating mode on page 254 for details.

4

Note:

Warning:

Access to preload registers: Special care has to be taken with preload registers, especially when using the ST7 BSET and BRES instructions on MTC registers.

For instance, while writing to the MPHST register, the value in the preload register is written. However, while reading at the same address, the current value in the register and not the value of the preload register is obtained.

Excepted for three-phase PWM generator's registers, all preload registers are loaded in the active registers at the same time. In normal mode this is done automatically when a C event occurs, however in direct access mode (DAC bit = 1) the preload registers are loaded as soon as a value is written in the MPHST register.

Caution:

Access to write-once bits: Special care has to be taken with write-or ce bits in MPOL and MDTG registers; these bits have to be first accessed during the sateup. Any access to the other bits (not write-once) through a BRES or a BSET instruc. on locks the content of writeonce bits (no possibility for the core to distinguish individua; bit access: Read/write internal signal acts on a whole register only). This protection is then only unlocked after a processor hardware reset.

Deadtime generator register (MDTC)

MDTG				76,	Rese	t value: 1111	1111 (FFh)
7	6	.(5)	4	3	2	1	0
PCN	DTE		Ub	DTG	[5:0]		
R/W	(1)			Write on	ce only		
1. Wri´e o ice	only bit if PC	N bit is set, read	/write if PCN	I bit is reset.			
colete	odiu	Cilla					
Obsolete P							
Opson							

Table 154. MDTG register description

Bit	Name	Function
7	PCN	Number of PWM channels 0: Only PWM U signal is output to the PWM manager for six-step mode motor control (example, PM BLDC motors) 1: The three PWM signals U, V and W are output to the channel manager (example, for three-phase sinewave generation)
6	DTE	Deadtime generator enable ⁽¹⁾ 0: Disable the deadtime generator 1: Enable the deadtime generator and apply complementary PWM signal to the adjacent switch
5:0	DTG[5:0]	Deadtime generator set-up ⁽²⁾ These bits set-up the deadtime duration and resolution. Refer to <i>Takle 110</i> on page 247 for details. With F _{mtc} = 16 MHz, deadtime values range from 125ns to 13µs with steps of 125ns, 250ns and 500ns.

Write once-only bit if PCN bit is set, read/write if PCN bit is reset. To clear the LYTE bit if PCN = 1, it is mandatory to clear the PCN bit first.

Table 155. Deadtime generator set-up⁽¹⁾

	DAC	PCN bit in MDTG register	CTS vit in ML/TG register	Complementary PWM applied to adjacent switch						
	0	0	0	No						
	0	3 5	1.5	Yes						
	0	1110		Yes						
	0	1	0	Yes, but WITHOUT deadtime						
	010	0 6	0	No <u>Complementary</u> PWM						
	1	0	1	Yes						
10	1	701	1	Yes						
cOly	1 · C	1	0	Yes, but WITHOUT deadtime						
0/02				heral clock enabled) and the MOE bit is set tion summary on page 267.						
GOIE	(MCOx outputs enabled). See <i>Table 127: Output configuration summary on page 267.</i> When the PCN bit is reset (example, for PM BLDC motors), in Direct Access mode (DAC = 1), if the DTE bit is reset, PWM signals can be applied on the MCOx outputs but not complementary PWM. Of course, logical levels can be also applied on the outputs.									
002		•	, .	iels are paired and complementary PWN						

This table is true on condition that the CKE bit is set (Peripheral clock enabled) and the MOE bit is set (MCOx outputs enabled). See Table 127: Output configuration summary on page 267.

If the DTE bit is set (PCN = 0 and DAC = 1), channels are paired and complementary PWM signals can be output on the MCOx pins. This follows the instructions detailed in *Table 111:* Deadtime generator outputs on page 249 as the channels are grouped in pairs.

In this case, the PWM application is selected by the OS0 bit in the MCRB register. It is also possible to add a chopper on the PWM signal output using bits HFE[1:0] and HFRQ[2:0] in the MREF register.

Write-once bits; once write-accessed these bits cannot be rewrit. en un ess the processor is reset (see "Caution: Access to write-once bits" on page 280).

Caution:

1: The PWM mode is selected via the 00[5:0] bits in the MPHST register, the OE[5:0] bits in the MPAR register and the OS2 and OS0 bits in the MCRB register as shown in Table 134: PWM mode when SR = 1 on page 269.

Caution:

2: When driving motors with three independent pairs of complementary PWM signals (PCN = 1), disabling the deadtime generator (DTE = 0) causes the deadtime to be null: high and low side signals are exactly complemented.

It is therefore recommended not to disable the deadtime generator (it may damage the power stage), unless deadtimes are inserted externally.

Polarity register (MPOL)




Table 156. MPOL register description

Bit	Name	Function
7	ZVD	Z vs D edge polarity 0: Zero-crossing and End of Demagnetization have opposite edges 1: Zero-crossing and End o. Demagnetization have same edge
6	REO	Read on High or Low channe' bit ⁽¹⁾ 0: Read the BEMF signal on High channels 1: Read on Low channels
5:0	OP[5:0]	Output channel polarity ⁽²⁾ These bis are used together with the OO[5:0] bits in the MPHST register to control the output channels (see <i>Table 157</i>). U: Output channel is Active Low 1: Output channel is Active High

- This bit always has to be configured whatever the sampling method.
- Write-once bits; once write-accessed these bits cannot be rewritten unless the processor is reset (see

	1: Output channel is Active High									
1. This bit always has to be configured whatever the sampling method.										
0/6	 Write-once bits; once write-accessed these bits cannot be rewritten unless the processor is reset (see 'Caution: Access to write-once bits' on page 280). 									
Table 157. Output channel state control										
Oh	OP[5:0] bit	OO[5:0] bit	MCO[5:0] pin							
16	0	0	1 (Off)							
60,	0	1	0 (PWM possible)							
002	1	0	0 (Off)							
	1	1	1 (PWM possible)							

Warning: OP[5:0] bits in the MPOL register must be configured as required by the application before enabling the MCO[5:0] outputs with the MOE bit in the MCRA register.

PWM register (MPWME)

MPWME Reset value: 0000 0000 (00h) 7 5 3 2 6 4 DG **PWMW PWMV PWMU** OT[3:0] R/W R/W R/W R/W R/W

Table 158. MPWME register description

Bit	Name	Function
7	DG	Debug option This bit is used to enter debug mode. As a result, C, D and Z events are output on two pins MCDEM and MCZEM in Switched and Autoswitched mode, Canal events are output in Speed Measurement mode. Refer to Debug of non on page 219 for more details. 0: Normal mode 1: Debug mode
6	PWMW	PWM W output control 0: PWM on Compare Register W is not output on MCPWMW pin 1: PWM on Compare Register W is output or MCPWMW pin
5	PWMV	PWM V output control 0: PWM on Compare Register V is not output on MCPWMV pin 1: PWM on Compare Register V is output on MCPWMV pin
4	PWMU	PWM U output control 0: PWM on Compare Register U is not output on MCPWMU pin 1: PWM on Compare Register U is output on MCPWMU pin
3:0	OT[3:0]	Off time relection These bits are used to select the OFF time in sensorless current mode as shown in the following <i>Table 159</i> .

Table 159. OFF time bits

	Table 1	69. OFF	time bi			
Obsole	ОТЗ	ОТ2	ОТ1	ОТ0	Off time sensorless mode (SR = 0) (DS[3:0] = 0)	Sensor mode (SR = 1) or sampling during ON time in sensorless mode (SPLG = 1 and/or DS[3:0] bits)
10	0	0	0	0	2.5 µs	
	0	0	0	1	5 μs	
009	0	0	1	0	7.5 µs	
OF	0	0	1	1	10 µs	
	0	1	0	0	12.5 µs	No minimum off -time
	0	1	0	1	15 µs	
	0	1	1	0	17.5 µs	
	0	1	1	1	20 µs	
	1	0	0	0	22.5 µs	

Table 159. OFF time bits (continued)

ОТ3	OT2	OT1	ОТ0	Off time sensorless mode (SR = 0) (DS[3:0] = 0)	Sensor mode (SR = 1) or sampling during ON time in sensorless mode (SPLG = 1 and/or DS[3:0] bits)
1	0	0	1	25 µs	
1	0	1	0	27.5 μs	
1	0	1	1	30 µs	
1	1	0	0	32.5 µs	No minimum off -time
1	1	0	1	35 µs	
1	1	1	0	37.5 μs	*(6)
1	1	1	1	40 μs	(C)

Note: Times are indicated for 4 MHz f_{PERIPH}.

Configuration register (MCONF)




Table 160. MCONF register description

Bit	Name	Function
Obsole 18	DS[3:0]	These bits are used to define the delay inserted before sampling in order to sample during PWM ON time ⁽¹⁾ : 0000: Delay added to sample at T_{ON} = no delay added, sample during T_{OFF} 0001: Delay added to sample at T_{ON} = 2.5 μ s 0010: Delay added to sample at T_{ON} = 7.5 μ s 0100: Delay added to sample at T_{ON} = 10 μ s 0101: Delay added to sample at T_{ON} = 10 μ s 0110: Delay added to sample at T_{ON} = 15 μ s 0110: Delay added to sample at T_{ON} = 15 μ s 0111: Delay added to sample at T_{ON} = 17.5 μ s 1000: Delay added to sample at T_{ON} = 20 μ s 1001: Delay added to sample at T_{ON} = 22.5 μ s 1010: Delay added to sample at T_{ON} = 22.5 μ s 1010: Delay added to sample at T_{ON} = 27.5 μ s 1101: Delay added to sample at T_{ON} = 30 μ s 1101: Delay added to sample at T_{ON} = 30 μ s 1101: Delay added to sample at T_{ON} = 32.5 μ s 1101: Delay added to sample at T_{ON} = 32.5 μ s 1101: Delay added to sample at T_{ON} = 37.5 μ s 1111: Delay added to sample at T_{ON} = 37.5 μ s

577

Table 160. MCONF register description (continued)

Bit	Name	Function
3	SOI	Sampling out interrupt flag This interrupt indicates that the sampling that should have been done during Ton has occurred during the next Toff. In this case, the sample is discarded. 0: No sampling out interrupt pending 1: Sampling out interrupt pending
2	SOM	Sampling out mask bit This interrupt is available only for Z event sampling as D event sampling is always done at f _{SCF} high frequency. 0: Sampling out interrupt disabled 1: Sampling out interrupt enabled This interrupt is available only when a delay has been set in the DS[3:0] bits in the MCONF register. Note: It is recommended to disable the sampling out interrupt when software Z event is enabled (SZ bit in MCRC register is set) and if the value in the DS[3:0] bits is modified to change the sampling method during the application.
1:0	XT16:XT8	BLDC drive motor control peripheral input frequency selection 00: f _{PERIPH} (peripheral frequency) = f _{MTC} 01: f _{PERIPH} (peripheral frequency) = f _{MTC} /2 10: f _{PERIPH} (peripheral frequency) = f _{MTC} /2 11: f _{PERIPH} (peripheral frequency) = i _{MTC} /2 Caution: It is recommended to se' the peripheral frequency to 4 MHz. Setting f _{PERIPH} = f _{MTC} is used mainly when f _{clk} = 4 MHz (for low power consumption).

^{1.} Times are indicated for 4 MHz f_{PERIPH}.

Parity register (MPAR)

MPAR Reset value: 0000 0000 (00h) 3 OE[5:0]⁽¹⁾ TES[1:0] R/W R/W

Table 161. MPAR register description

Obsole	 reload bits, new value taken into account at the next C event (in normal mode) or when a value is written in the MPHST register when in direct access mode. For more details refer to the description of the DAC bit in Control register A (MCRA) on page 265. The use of a preload register allows all the registers to be updated at the same time. Table 161. MPAR register description 							
16	Bit	Name	Function					
Opson	7:6	TES[1:0]	Tacho edge selection bits The primary function of these bits is to select the edge sensitivity of the tachogenerator capture logic; clearing both TES[1:0] bits specifies that the input detection block does not operate in speed sensor mode but either in position sensor or sensorless mode for a six-step motor drive). See <i>Table 162</i> .					
5:0 OE[5:		OE[5:0]	Output parity mode 0: Output channel is High 1: Output channel Low Note: These bits are not significant when PCN = 1 (configuration with three independent phases).					

Freload bits, new value taken into account at the next C event (in normal mode) or when a value is written in the MPHST register when in direct access mode. For more details refer to the description of the DAC bit in *Control register A (MCRA) on page 265*. The use of a preload register allows all the registers to be updated at the same time.

Table 162. Tacho edges and input mode selection

TES 1	TES 0	Edge sensitivity	Operating mode
0	0	-	Position sensor or sensorless
0	1	Rising edge	
1	0	Falling edge	Speed sensor
1	1	Rising and falling edges	

Motor Z event filter register (MZFR)




Table 163. MZFR register description

Bit	Name	Function
7:4	ZEF[3:0]	Z event filter bits These bits select the number of valid Ansecutive Z events (when the Z event is detected) needed to generate the active event. Sampling is done at the selected f _{SCF} frequency (see Table 134) or at PWM frequency.
3:0	ZWF[3:0]	Z window filter bits These bits select the length of the blanking window activated at each D event. The filter blanks one Z event detection until the end of the time window (see <i>Table 165</i>).

Table 164. Z event viltor setting

	ZEF3	ZF.Ł⊼	ZEF1	ZEF0	Z event samples
		0	C 0	0	1
	0	0	0	1	2
16	0	0	1	0	3
601	0	0	1	1	4
003	0	1	0	0	5
0	0	1	0	1	6
	0	1	1	0	7
-1050	0	1	1	1	8
$O_{\mathcal{P}}$	1	0	0	0	9
	1	0	0	1	10
	1	0	1	0	11
	1	0	1	1	12
	1	1	0	0	13
	1	1	0	1	14

577

Table 164. Z event filter setting (continued)

ZEF3	ZEF2	ZEF1	ZEF0	Z event samples
1	1	1	0	15
1	1	1	1	16

Table 165. Z window filter setting⁽¹⁾

				dow mod			SR = 1
			5	μs			
			10) µs			
			15	5 µs			.15)
			20) µs			
			25	5 µs			roducites
			30) µs			100
			35	5 µs			1/21
			40) µs	1	6	No window filter after D event
			60	5, F.2	5	_	No window liner after D event
V		C	- <u>-</u> 3u	υμs		,	
	P		10	0 µs		0,	
			120	:0 µs			
		C	140	-0 μs			
1	10) '	16	i0 μs	i		
			180	0 μs			
			20	0 µs	1		

Motor sampling clock register (MSCR)

MSCR Reset value: 0000 0000 (00h) 7 4 3 2 0 6 5 1 ZSV ECM DISS SCF[1:0] Reserved R/W R/W R/W R/W

Table 166. MSCR register description

Bit	Name	Function						
7 ZSV		Z event sampling validation when MOE bit is reset This bit enables/disables Z event sampling in either mode (sampling at PWM frequency or at f _{SCF} frequency selected by SCF[1:0] bits). 0: Z event sampling disabled 1: Z event sampling enabled						
6:4	-	Reserved, must be kept cleared						
3:2	SCF[1:0]	Sampling clock frequency These bits select the sampling clock frequency (f _{SCF}) used to count D and Z events ⁽¹⁾ : 00: f _{SCF} = 1 MHz (every 1µs) 01: f _{SCF} = 500 kHz (every 2µs) 10: f _{SCF} = 250 kHz (every 4\forall 5) 11: f _{SCF} = 125 kHz (every 2\forall 5)						
1	ECM	Encoder capture mode This bit is used to select the source of events which trigger the capture of the [MTIM:MT.Mil.i.ounter when using Encoder speed sensor (see <i>Figure 91</i>). 0: Real Time Clock interrupts 1: Read access on MTIM register						
0	D!38	This setting is effective only if PCN = 0, TES = 00 and SR = 0. 0: Unused MCIx inputs are grounded 1: Unused MCIx inputs are put in HiZ						
3. T	imes are inc	dicated for 4 MHz f _{PERIPH} .						

Board and motor 3 ⋛ Drivers MCVREF MICCREF MCIC MCIB MCO₂ MC03 MCO5 MCO4 9 MOE bit MPWME reg ▶ MPOL reg 9 8 医医皮肤 MREF reg 12-bit PWM generator High frequency chopper PCN bit = 0
MDTG registe Cn3 Ch4 IS_n bit CFW[2:0] bit /li ∺ST_n reg VR2-0 CFF[2:0] bit į SR bit O MIMR reg SDM_n bit MDREG reg [D_n] **→ 7 H 0** R-/+ 72 DWF[3:0] filter/C 1 × 1/128 SA3-0 and OT1-0 bits ZWF[3:0] filter/D MTIM [8-bit up counter] SZ_n bit D event generation XT16:XT8 bit Prescaler MZREG < 55h? A x B/256 MCOMP reg [Cn+1] MWGHT reg [a_{n+1}] MZPRV reg [Z_{n-1}] ST3-0 bits mzreg reg Microcontroller **№** 7 #Z ZS,H CZ SWA bit DCB bit

Figure 124. General view of the MTC for PM BLDC motor control

Board + motor Incremental encoder ш́ Drivers MCCREF MCIC MC00 MC02 MC04 MCO3 医医医 9x MOE bit + MPOL rec 9X High frequency chopper MPAR reg IS_n bit PCN bit =1
MDTG register Phase V U ✓ ✓ 13-bit compare V register 13-bit compare U register 13-bit compare W register 12-bit PWM counter Encoder clock Clear or up/down up to 16MHz MZPRV MZREG < 55h? MTIM = FFh? Clock ratio MTIML 16-bit captu<mark>r</mark>e register MIMR reg MISR reg 의 _추 ш თ ⊃

Figure 125. General view of the MTC configured for Induction motor control (proposal)

Table 167. MTC page 0 register map and reset values

	Register name	7	6	5	4	3	2	1	0
	MTIM	T7	T6	T5	T4	T3	T2	T1	T0
	Reset value	0	0	0	0	0	0	0	0
	MTIML	TL7	TL6	TL5	TL4	TL3	TL2	TL1	TL0
	Reset value	0	0	0	0	0	0	0	0
	MZPRV	ZP7	ZP6	ZP5	ZP4	ZP3	ZP2	ZP1	ZP0
	Reset value	0	0	0	0	0	0	0	0
	MZREG	ZC7	ZC6	ZC5	ZC4	ZC3	ZC2	ZC1	ZC0
	Reset value	0	0	0	0	0	0	0	0
	MCOMP	DC7	DC6	DC5	DC4	DC3	DC2	DC1	CO
	Reset value	0	0	0	0	0	0	0	CO
	MDREG	DN7	DN6	DN5	DN4	DN3	DN2	F/N1	DN0
	Reset value	0	0	0	0	0	0	G	0
	MWGHT Reset value	AN7 0	AN6 0	AN5 0	AN4 0	AN3 0	AN2	AN1 0	AN0 0
	MPRSR Reset value	SA3 0	SA2 0	SA1 0	SA0 0	CT3	ST2 0	ST1 0	ST0 0
	MIMR Reset value	PUM 0	SEM 0	RIM 0	CF PV	EIM 0	ZIM 0	DIM 0	CIM 0
	MISR Reset value	PUI 0	RPI 0	Ki 1.	CLI 0	EI O	ZI 0	DI 0	CI 0
	MCRA Reset value	MOE 0	C!\E	SR 0	DAC 0	V0C1 0	SWA 0	PZ 0	DCB 0
	MCRB Reset value	00	CPB 0	HDM 0	SDM 0	OCV 0	OS2 0	OS1 0	OS0 0
	MCRC Reset value	SEI/OI 0	EDIR/HZ	SZ 0	SC 0	SPLG 0	VR2 0	VR1 0	VR0 0
	MP:HST Reset value	IS1 0	IS0 0	OO5 0	OO4 0	OO3 0	OO2 0	OO1 0	000
colle	MDFR	DEF3	DEF2	DEF1	DEF0	DWF3	DWF2	DWF1	DWF0
	Reset value	0	0	0	0	1	1	1	1
000	MCFR	RPGS	RST	CFF2	CFF1	CFF0	CFW2	CFW1	CFW0
	Reset value	0	0	0	0	0	0	0	0
Obsole	MREF	HST	CL	CFAV	HFE1	HFE0	HFRQ2	HFRQ1	HFRQ0
	Reset value	0	0	0	0	0	0	0	0
Ops	MPCR	PMS	OVFU	OVFV	OVFW	CMS	PCP2	PCP1	PCP0
	Reset value	0	0	0	0	0	0	0	0
	MREP	REP7	REP6	REP5	REP4	REP3	REP2	REP1	REP0
	Reset value	0	0	0	0	0	0	0	0
	MCPWH Reset value	CPWH7 0	CPWH6 0	CPWH5	CPWH4 0	CPWH3	CPWH2 0	CPWH1 0	CPWH0 0
	MCPWL Reset value	CPWL7	CPWL6 0	CPWL5	CPWL4 0	CPWL3	0	0	0

Table 167. MTC page 0 register map and reset values (continued)

Register name	7	6	5	4	3	2	1	0
MCPVH Reset value	CPVH7 0	CPVH6 0	CPVH5 0	CPVH4 0	CPVH3 0	CPVH2 0	CPVH1 0	CPVH0 0
MCPVL Reset value	CPVL7 0	CPVL6 0	CPVL5 0	CPVL4 0	CPVL3 0	0	0	0
MCPUH Reset value	CPUH7 0	CPUH6 0	CPUH5 0	CPUH4 0	CPUH3 0	CPUH2 0	CPUH1 0	CPUH0 0
MCPUL Reset value	CPUL7 0	CPUL6 0	CPUL5 0	CPUL4 0	CPUL3 0	0	0	0
MCP0H Reset value	0	0	0	0	CP0H3 1	CP0H2 1	CP0H1 1	CP0H0
MCP0L Reset value	CP0L7	CP0L6 1	CP0L5 1	CP0L4 1	CP0L3	CP0L2	CF0L1	CP0L0 1

Table 168. MTC page 1 register map and reset values

	Register Name	7	6	5	4	3	2	1	0
	MDTG Reset value	PCN 1	DTE 1	DTG5 1	DTG1	БГ G 3 1	DTG2 1	DTG1 1	DTG0 1
	MPOL Reset value	ZVD 0	REO 0	OP5 1	ÚP4 1	OP3 1	OP2 1	OP1 1	OP0 1
	MPWME Reset value	DG 0	PWMW 0	PWMV 0	PWMU 0	OT3 0	OT2 0	OT1 0	OT0 0
	MCONF Reset value	DS3	L)S2 0	DS1 0	DS0 0	SOI 0	SOM 0	XT16 1	XT8 0
	MPAR Reset value	TES1 0	TES0 0	OE5 0	OE4 0	OE3 0	OE2 0	OE1 0	OE0 0
	MZFR Reset value	ZEF3 0	ZEF2 0	ZEF1 0	ZEF0 0	ZWF3 1	ZWF2 1	ZWF1 1	ZWF0 1
2/6	NSCR Reset value	ZSV 0	0	0	0	SCF1 0	SCF0 0	ECM 0	DISS 0
Obsole	ite Pro								
Opso.									

Figure 126. Page mapping for motor control

	PAGE 0	RP	PAGE 1 GS bit =1 in MCFR regis	ster
	MTIM	50	MDTG	
	MTIML	51	MPOL	
	MZPRV	52	MPWME	
	MZREG	53	MCONF	
	MCOMP	54	MPAR	
	MDREG	55	MZFR	
	MWGHT	56	MSCR	
	MPRSR			À.
	MIMR			- 1
	MISR		AU.	
	MCRA		~ 100°	
	MCRB		0.1	1
	MCRC	x 0		
	MPHST	18/		
	MDFR	60		
	MCFR	000		
	MREF	0, 46		
	MPCR	1, 76,		
	MREP	obsolete		
	MCFW.H	Ob		
	N'CFWL			
01	МСРУН			
	MCPVL	, ,		
Cite	MCPUH			
	MCPUL			
solete Pr	МСРОН			
	MCPOL			
10:10				

10.7 Operational amplifier (OA)

10.7.1 Introduction

The ST7 op-amp module is designed to cover various types of microcontroller applications where analog signals amplifiers are used.

It may be used to perform a variety of functions such as: differential voltage amplifier, comparator/threshold detector, ADC zooming, impedance adaptor, general purpose operational amplifier.

10.7.2 Main features

This module includes:

- 1 stand alone op-amp that may be externally connected using I/O pins
- Op-amp output can be internally connected to the ADC inputs as well as to the motor control current feedback comparator input
- Input offset compensation with optional average
- On/Off bit to reduce power consumption and to enable to enable

10.7.3 General description

This op-amp can be used with three external pixes (see device pinout description) and can be internally connected to the ADC and the Motor Control cells. The gain must be fixed with external components.

The input/output pins are connected to the op-amp as soon as it is switched ON (through the OACSR register).

The analog input ports must be configured as input, no pull-up, no interrupt. Refer to the "I/O ports" chapter. Using these pins as analog inputs does not affect the ability of the port to be read as a logic input.

The output is not connected (HiZ) when the op-amp is OFF. However the pin can still be used as an ADC or MTC input in this case.

When the op-amp is ON the output is connected to a dedicated pin which is not a standard I/O port. The output can be also be connected to the ADC or the MTC. The switches are controlled software (refer to the MTC and ADC chapters).

10.7.4 Input offset compensation


The op-amp incorporates a method to minimize the input offset which is dependant on process lot. It is useable by setting the OFFCMP bit of the control register, which launch the compensation cycle. The CMPVR bit is set by hardware as soon as this cycle is completed. The compensation is valid as long as the OFFCMP bit is high. It can be re-performed by cycling OFFCMP '0' then '1'.

The compensation can be improved by averaging the calculation (over 16 times) setting the AVGCMP bit.

10.7.5 Op-amp programming

The flowchart for op-amp operation is shown in Figure 127.

Figure 127. Normal op-amp operation



10.7.6 Low power modes

Note:

The op-amp can be disabled by resetting the OAON bit. This feature allows reduced power consumption when the amplifier is not used.

Table 169. Effect of low power modes on op-amp

Mode	Description
Wait	No effect on op-amp
Halt	Op-amp disabled After wake-up from Halt mode, the op-amp requires a stabilization time (see Section 12: Electrical characteristics)

10.7.7 **Interrupts**

None.

10.7.8 **Register description**

Control/status register (OACSR)

ete Product(s) OASCR Reset value: 0000 0000 (00h) 7 6 5 HIGH **CMPOVR OFFCMP AVGCMP** CACN Reserved **GAIN** RO R/W R/₩ R/W R/W

Table 170. OACSP register description

	Bit	Name	Function
60/8	10	CMPOVR	Compensation completed This read-only bit contains the offset compensation status. 0: No offset compensation if OFFCMP = 0, or Offset compensation cycle not completed if OFFCMP = 1 1: Offset compensation completed if OFFCMP = 1
000	6	OFFCMP	Offset compensation 0: Reset offset compensation values 1: Request to start offset compensation
Obsole	5	AVGCMP	Average compensation 0: One-shot offset compensation 1: Average offset compensation over 16 times
	4	OAON	Amplifier on 0: Op-amp powered off 1: Op-amp on

Bit Name

Gain range selection

This bit must be programmed depending on the application. It can be used to ensure 35dB open loop gain when high, it must be low when the closed loop gain is below 20dB for stability reasons.

0: Closed loop gain up to 20dB
1: Closed loop gain more than 20dB

2:0

Reserved, must be kept cleared

Table 170. OACSR register description (continued)

10.8 10-bit A/D converter (ADC)

10.8.1 Introduction

The on-chip analog to digital converter (ADC) peripheral is a 10-bit, successive approximation converter with internal sample and hold circuitry. This puripheral has up to 16 multiplexed analog input channels (refer to device pin out description) that allow the peripheral to convert the analog voltage levels from up to 13 different sources.

The result of the conversion is stored in two 8-bit Dara Registers. The A/D converter is controlled through a control/status register.

10.8.2 Main features

- 10-bit conversion
- Up to 16 channels with multiplexed input
- 2 software-selectລ່ວເຂ sample times
- External positive reference voltage V_{REF+} can be independent from supply
- Linear successive approximation
- Data registers (DR) which contain the results
- Conversion complete status flag
- Maskable interrupt
- On/off bit (to reduce consumption)

The block diagram is shown in Figure 128.

10.8.3 Functional description


Analog references

 V_{REF+} and V_{REF-} are the high and low level reference voltage pins. Conversion accuracy may therefore be impacted by voltage drops and noise on these lines. V_{REF+} can be supplied by an intermediate supply between V_{DDA} and V_{SSA} to change the conversion voltage range. V_{REF-} must be tied to $V_{SSA}.$ An internal resistor bridge is implemented between V_{REF+} and V_{REF-} pins, with a typical value of $15 k\Omega$

Analog power supply

 V_{DDA} and V_{SSA} are the supply and ground pins providing power to the converter part. They must be tied to V_{DD} and V_{SS} respectively.

Figure 128. ADC block diagram



Digital A/D conversion result

The conversion is monotonic, meaning that the result never decreases if the analog input does not and never increases if the analog input does not.

If the input voltage (V_{AIN}) is greater than V_{REF+} (high-level voltage reference) then the conversion result is FFI. in the ADCDRMSB register and 03h in the ADCDRLSB register (without overflow indication).

If the input voltage (V_{AIN}) is lower than V_{REF-} (low-level voltage reference) then the conversion result in the ADCDRMSB and ADCDRLSB registers is 00 00h.

The A/D converter is linear and the digital result of the conversion is stored in the ADCDRMSB and ADCDRLSB registers. The accuracy of the conversion is described in the Section 12: Electrical characteristics.

R_{AIN} is the maximum recommended impedance for an analog input signal. If the impedance is too high, there is a loss of accuracy due to leakage and sampling not being completed in the allotted time.

R_{REF} is the value of the resistive bridge implemented in the device between V_{REF+} and V_{REF-}.

A/D conversion

The analog input ports must be configured as input, no pull-up, no interrupt. Refer to the "I/O ports" chapter. Using these pins as analog inputs does not affect the ability of the port to be read as a logic input. If the application used the high-impedance analog inputs, then the sample time should be stretched by setting the ADSTS bit in the MCCBCR register.

In the ADCCSR register:

Select the CS[3:0] bits to assign the analog channel to convert.

ADC conversion mode

In the ADCCSR register:

- Set the ADON bit to enable the A/D converter and to start the conversion. From this time on, the ADC performs a continuous conversion of the selected channel.
- The EOC bit is kept low by hardware during the conversion.

Note: Changing the A/D channel during conversion stops the current conversion and starts conversion of the newly selected channel.

When a conversion is complete:

- The EOC bit is set by hardware
- An interrupt request is generated if the ADCIE bit in the MCCBCR register is set (see Section 6.6.7: MCC control status register (MCCSR) on page 56).
- The result is in the ADCDR registers and remains valid until the next conversion has ended.

To read the 10 bits, perform the following steps:

- 1. Poll the EOC bit or wait for EOC interrupt
- 2. Read ADCDRLSB
- 3. Read ADCDRMSB

The EOC bit is reset by hardware once the ADCDRMSB is read.

To read on y 3 bits, perform the following steps:

- 1. Pol the EOC bit or wait for EOC interrupt
- 2. Read ADCDRMSB

The EOC bit is reset by hardware once the ADCDRMSB is read.

Changing the conversion channel

The application can change channels during conversion. In this case the current conversion is stopped and the A/D converter starts converting the newly selected channel.

ADCCR consistency

If an End Of Conversion event occurs after software has read the ADCDRLSB but before it has read the ADCDRMSB, there would be a risk that the two values read would belong to different samples.

To guarantee consistency:

- The ADCDRMSB and the ADCDRLSB are locked when the ADCCRLSB is read
- The ADCDRMSB and the ADCDRLSB are unlocked when the MSB is read or when ADON is reset.

Thus, it is mandatory to read the ADCDRMSB just after reading the ADCDRLSB. Otherwise the ADCDR register is not updated until the ADCDRMSB is read.

10.8.4 Low power modes

Note:

The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced power consumption when no conversion is needed.

Table 171. Effect of low power modes on A/D converter

Mode	Description
Wait	No effect on A/D converter
Halt	A/D converter disabled. After wake up from Halt mode, the A/D converter requires a stabilization fine t _{STAB} (see Section 12: Electrical characteristics) before accurate conversions can be performed.

10.8.5 Interrupts

Table 172. A/D converter interrupt control/wake-up capability

	Interrupt event	Event flag	Enable control bit	Exit from Wait	Exit from Halt	
Γ	End of Conversion	EOC	ADDIE(1)	Yes	No	

^{1.} The ADCIE bit is in the MCCBCR register (see Section 6.6.7: MCC control status register (MCCSR) on

Register description 10.8.6

Control/status ragister (ADCCSR)

	ADCCGR					Reset value: 0000 0000 (0			0000 (00h)
	.0	7	6	5	4	3	2	1	0
18	E	OC	F	PRSC[1:0]	ADON		CS[[3:0]	
10501	·	RO		R/W	R/W		R/	W	
Oh	Tabl	e 173. A	DCC	SR register de	escription				
	Bit	Name				Function	n		
Obso.	7	FOC	T	d of conversion This bit is set by h	ardware. It is	cleared by	software read	ing the ADCI	DRMSB

Bit	Name	Function
7	EOC	End of conversion This bit is set by hardware. It is cleared by software reading the ADCDRMSB register. 0: Conversion is not complete 1: Conversion complete
6:5	PRSC[1:0]	ADC clock prescaler selection These bits are set and cleared by software: 00: f _{ADC} = 4MHz 01:f _{ADC} = 2MHz 10: f _{ADC} = 1MHz

Table 173. ADCCSR register description (continued)

Bit	Name	Function
4	ADON	A/D converter on This bit is set and cleared by software. 0: Disable ADC and stop conversion 1: Enable ADC and start conversion
3:0	CS[3:0]	Channel selection ⁽¹⁾ These bits are set and cleared by software. They select the analog input to convert: 0000: channel pin = AIN0 0001: channel pin = AIN1 0010: channel pin = AIN2 0011: channel pin = AIN3 0100: channel pin = AIN4 0101: channel pin = AIN5 0110: channel pin = AIN6 0111: channel pin = AIN7 1000: channel pin = AIN8 1001: channel pin = AIN9 1010: channel pin = AIN10 1011: channel pin = AIN11 1100: channel pin = AIN12 1101: channel pin = AIN13 1110: channel pin = AIN14 1111: channel pin = FIN15

^{1.} The number of channels is device dependent. Refer to Section 2: Pin description.

Data register (ADCDRM3R)




Table 174. ADCDRMSB register description

Bit	Name	Function
7:0	D[9:2]	MSB of analog converted value This register contains the MSB of the converted analog value.

Data register (ADCDRLSB)




Table 175. ADCDRLSB register description

Bit	Name	Function
7:2	-	Reserved. Forced by hardware to 0.
1:0	D[1:0]	LSB of analog converted value This register contains the LSB of the converted analog value.

Table 176. ADC register map and reset values

	Address (Hex.)	Register label	7	6	5	4	3	2	1	0
	2E	ADCCSR Reset Value	EOC 0	PRSC1 0	PRSC0 0	ADON 0	CS3 0	CS2 0	CS1 0	CS0 0
	2F	ADCDRMSB Reset Value	D9 0	D8 0	D7 0	D6 0	D5 0	D4 0	О Гуз	D2 0
	30	ADCDRLSB Reset Value	0 0	0 0	0	0	0 0	S	D1 0	D0 0
			1(6)	C	105°C	olet ^e	2 Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	10d	ycii	
Obsole Obsole	te P	rodur	16) ~					
Obsoli										

11 Instruction set

11.1 CPU addressing modes

The CPU features 17 different addressing modes which can be classified in 7 main groups:

Table 177. CPU addressing mode groups

Addressing mode	Example					
Inherent	nop					
Immediate	ld A,#\$55					
Direct	ld A,\$55					
Indexed	ld A,(\$55,X)					
Indirect	ld A,([\$55],X)					
Relative	jrne loop					
Bit operation	bset byte,#5					

The CPU instruction set is designed to minimize the number of bytes required per instruction: To do so, most of the addressing modes may be subdivided in two sub-modes called long and short:

- Long addressing mode is more powerful because it can use the full 64 Kbyte address space, however it uses more bytes and more CPU cycles
- Short addressing mode is less powerful because it can generally only access page zero (0000h 00FFh range), but the instruction size is more compact, and faster. All memory to memory instructions use short addressing mode: only (CLR, CPL, NEG, BSET, BRES, BTJT, BTJF, INC, DEC, RLC, RRC, SLL, SRL, SRA, SWAF)

The ST7 assembler optimizes the use of long and short addressing modes.

Table 178. CPU addressing mode overview

	Mode	<i>\\</i>	Syntax	Destination	Pointer address (Hex.)	Pointer size (Hex.)	Length (bytes)
Inherent	8		nop				+ 0
Immediate		710	ld A,#\$55				+ 1
Short	Direct		ld A,\$10	00FF			+ 1
Long	Direct		ld A,\$1000	0000FFFF			+ 2
No Offset	Direct	Indexed	ld A,(X)	00FF			+ 0
Short	Direct	Indexed	ld A,(\$10,X)	001FE			+ 1
Long	Direct	Indexed	ld A,(\$1000,X)	0000FFFF			+ 2
Short	Indirect		ld A,[\$10]	00FF	00FF	byte	+ 2
Long	Indirect		ld A,[\$10.w]	0000FFFF	00FF	word	+ 2
Short	Indirect	Indexed	ld A,([\$10],X)	001FE	00FF	byte	+ 2
Long	Indirect	Indexed	ld A,([\$10.w],X)	0000FFFF	00FF	word	+ 2
Relative	Direct		jrne loop	PC+/-127			+ 1

Table 178. CPU addressing mode overview (continued)

	Mode		Syntax	Destination	Pointer address (Hex.)	Pointer size (Hex.)	Length (bytes)
Relative	Indirect		jrne [\$10]	PC+/-127	00FF	byte	+ 2
Bit	Direct		bset \$10,#7	00FF			+ 1
Bit	Indirect		bset [\$10],#7	00FF	00FF	byte	+ 2
Bit	Direct	Relative	btjt \$10,#7,skip	00FF			+ 2
Bit	Indirect	Relative	btjt [\$10],#7,skip	00FF	00FF	byte	+ 3

11.1.1 Inherent

All inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

Table 179. Inherent instructions

Inherent instruction	Function
NOP	No operation
TRAP	S/W interrupt
WFI	Wait for interrupt ('o v power mode)
HALT	Halt oscillator (lowest power mode)
RET	Suk-rov.ine return
IRET	Interrupt sub-routine return
SIM	Set interrupt mask (level 3)
RIM	Reset interrupt mask (level 0)
SCF	Set carry flag
RCF	Reset carry flag
RSP	Reset stack pointer
LD AUI	Load
CLR	Clear
Push/pop	Push/pop to/from the stack
INC/DEC	Increment/decrement
TNZ	Test negative or zero
CPL, NEG	1 or 2 complement
MUL	Byte multiplication
SLL, SRL, SRA, RLC, RRC	Shift and rotate operations
SWAP	Swap nibbles

11.1.2 **Immediate**

Immediate instructions have two bytes: the first byte contains the opcode, the second byte contains the operand value.

Table 180. Immediate instructions

Immediate instruction	Function
LD	Load
СР	Compare
ВСР	Bit compare
AND, OR, XOR	Logical operations
ADC, ADD, SUB, SBC	Arithmetic operations

11.1.3 **Direct**

In direct instructions, the operands are referenced by their memory andress.

The direct addressing mode consists of two sub-modes:

Direct (short)

The address is a byte, thus requires only one by e after the opcode, but only allows 00 - FF addressing space.

Direct (long)

The address is a word, thus allowing 64 Kbyte addressing space, but requires 2 bytes after the opcode.

11.1.4 Indexed (no offset, short, long)

In this mode, the are and is referenced by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset.

The indirect addressing mode consists of three sub-modes:

Indexed (no offset)

There is no offset, (no extra byte after the opcode), and allows 00 - FF addressing space.

Indexed (short)

The offset is a byte, thus requires only one byte after the opcode and allows 00 - 1FE addressing space.

Obsule. Indexed (long)

The offset is a word, thus allowing 64 Kbyte addressing space and requires 2 bytes after the opcode.

11.1.5 Indirect (short, long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two sub-modes:

Indirect (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

Indirect (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

11.1.6 Indirect indexed (short, long)

This is a combination of indirect and short indexed addressing modes. The operand is referenced by its memory address, which is defined by the unsigned address follows register value (X or Y) with a pointer value located in memory. The pointer address follows the opcode.

The indirect indexed addressing mode consists of two sub-inodes:

Indirect indexed (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

Indirect indexed (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, ar direquires 1 byte after the opcode.

Table 181. Instructions supporting direct, indexed, indirect and indirect indexed addressing modes

L 0.19 and short instructions	Function
LID	Load
CP AU	Compare
AND, OR, XOR	Logical operations
ADC, ADD, SUB, SBC	Arithmetic additions/substractions operations
BCP	Bit compare
J/SOILS	

Table 182. Short instructions and functions

Short instructions only	Function
CLR	Clear
INC, DEC	Increment/decrement
TNZ	Test negative or zero
CPL, NEG	1 or 2 complement
BSET, BRES	Bit operations
BTJT, BTJF	Bit test and jump operations
SLL, SRL, SRA, RLC, RRC	Shift and rotate operations
SWAP	Swap nibbles
CALL, JP	Call or jump subroutine

11.1.7 Relative mode (direct, indirect)

This addressing mode is used to modify the PC register value by adding an 8-bit signed offset to it.

Table 183. Relative direct and indirect instructions

Available relative direct/indirect instructions	Function
JRxx	Conditional jump
CALLR	Call relative

The relative addressing mode consists of two sub-modes:

- Relative (direct)
- in a felt in a f The offset is following the opcode.

The offset is defined in memory, the address of which follows the opcode.

11.2 **Instruction groups**

11.2.1 Introduction

The ST7 family devices use an instruction set consisting of 63 instructions. The instructions may be subdivided into 13 main groups as illustrated in the following table:

Table 184. Instruction groups

Group				Instruc	tions			
Load and transfer	LD	CLR						
Stack operation	Push	Pop	RSP					
Increment/decrement	INC	DEC					16	
Compare and tests	СР	TNZ	ВСР			·C		
Logical operations	AND	OR	XOR	CPL	NEG	AUTO		
Bit operation	BSET	BRES			. r O			
Conditional bit test and branch	BTJT	BTJF					1/5) }
Arithmetic operations	ADC	ADD	SUB	320	MUL	1,10		
Shift and rotates	SLL	SRL	Siz	RLC	RRC	SWAP	SLA	
Unconditional jump or call	JRA	JRT	J'RF	JP	CALL	CALLR	NOP	RET
Conditional branch	JRx	20.						
Interruption management	TP.AP	WFI	HALT	IRET				
Condition code flag modification	SIM	RIM	SCF	RCF				

Using a prebyte

The instructions are described with one to four opcodes.

In orda 1) extend the number of available opcodes for an 8-bit CPU (256 opcodes), three differen prebyte opcodes are defined. These prebytes modify the meaning of the instruction they precede.

The whole instruction becomes:

End of previous instruction

PC-2 PC-1 PC Prebyte opcode

Additional word (0 to 2) according to the number of bytes required to

compute the effective address

These prebytes enable instruction in Y as well as indirect addressing modes to be implemented. They precede the opcode of the instruction in X or the instruction using direct addressing mode. The prebytes are:

PDY 90 Replace an X based instruction using immediate, direct, indexed, or

inherent addressing mode by a Y one.

PIX 92 Replace an instruction using direct, direct bit, or direct relative

> addressing mode to an instruction using the corresponding indirect addressing mode. It also changes an instruction using X indexed addressing mode to an instruction using indirect X indexed

addressing mode.

PIY 91 Replace an instruction using X indirect indexed addressing mode by

a Y one.

11.2.2 Illegal opcode reset

In order to provide enhanced robustness to the device against unex perted behavior, a system of illegal opcode detection is implemented. If a code เว ปe executed does not correspond to any opcode or prebyte value, a reset is generated. This, combined with the Watchdog, allows the detection and recovery from an unexpected fault or interference.

A valid prebyte associated with a valid opcode forming an unauthorized combination does

Table 185. Instruction set overview

Mnemo	Description	Function/example	Dst	Src		I1	Н	10	
ADC	Add with carry	A = A + M + C	А	М			Н		
ADD	Addition	A = A + M	А	М			Н		
AND	Logical and	A = A . M	А	М					
ВСР	Bit compare A, memory	tst (A . M)	А	М					
BRES	Bit reset	bres Byte, #3	М						
BSET	Bit set	bset Byte, #3	М						
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	М						
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	М						
CALL	Call subroutine							. (
CALLR	Call subroutine relative						2		
CLR	Clear		reg, M			1		<i>)</i> ·	
СР	Arithmetic compare	tst(Reg - M)	reg	М		7-7			7
CPL	One complement	A = FFH-A	reg, M	_48	1				
DEC	Decrement	dec Y	reg, M	10-), v	
HALT	Halt		5	1		1		0	
IRET	Interrupt routine return	Pop CC, A, X, PC	10	0		11	Н	10	
INC	Increment	inc X	reg, M	Ole					
JP	Absolute jump	jp [TBL w]	c C						
JRA	Jump relative always	CIL	103						
JRT	Jump relative) "						
JRF	Never jump	jrf *							
JRIH	Jump if ext. (NT pin = 1	(ext. INT pin high)							
JRIL	Jun o (ext. INT pin = 0	(ext. INT pin low)							
JRH	วลภาp if H = 1	H = 1 ?							
,IRAH	Jump if H = 0	H = 0 ?							
SRM	Jump if I1:0 = 11	I1:0 = 11 ?							
JRNM	Jump if I1:0 <> 11	I1:0 <> 11 ?							
JRMI	Jump if N = 1 (minus)	N = 1 ?							
JRPL	Jump if N = 0 (plus)	N = 0 ?							
JREQ	Jump if Z = 1 (equal)	Z = 1 ?							
JRNE	Jump if $Z = 0$ (not equal)	Z = 0 ?							
JRC	Jump if C = 1	C = 1 ?							
JRNC	Jump if C = 0	C = 0 ?							
JRULT	Jump if C = 1	Unsigned <							
JRUGE	Jump if C = 0	Jmp if unsigned >=							

С Z Ν С Ζ N Ζ С Ζ Ζ Ν С С 0 Ν Z С N Z 1 Ν Ζ С Ν Ζ Ν Ζ

Table 185. Instruction set overview (continued)

Mnemo	Description	Function/example	Dst	Src		11	Н
JRUGT	Jump if $(C + Z = 0)$	Unsigned >					
JRULE	Jump if $(C + Z = 1)$	Unsigned <=					
LD	Load	dst <= src	reg, M	M, reg			
MUL	Multiply	X,A = X * A	A, X, Y	X, Y, A			0
NEG	Negate (2's compl)	neg \$10	reg, M				
NOP	No operation						
OR	OR operation	A = A + M	A	М			
Pop	Pop from the stack	pop reg	reg	М			
ГОР	Pop nom me stack	pop CC	CC	М		11	Н
Push	Push onto the stack	Push Y	М	reg, CC			2
RCF	Reset carry flag	C = 0				· (
RET	Subroutine return					ĎΖ	
RIM	Enable interrupts	11:0 = 10 (level 0)		-40		1	
RLC	Rotate left true C	C <= A <= C	reg, M	10			
RRC	Rotate right true C	C => A => C	reg M			YC.	5
RSP	Reset stack pointer	S = Max allowed	<i>lo-</i>	0			
SBC	Substract with carry	A = A - M - C	A	M	1		
SCF	Set carry flag	C = 1					
SIM	Disable interrupts	11:0 = 11 (level 3)	100			1	
SLA	Shift left arithmetic	C <= A <= 0	reg, M				
SLL	Shift left logic	C <= A <= 0	reg, M				
SRL	Shift right right	0 => A => C	reg, M				
SRA	Shift right arithmetic	A7 => A => C	reg, M				
SUB	Substraction	A = A - M	А	М			
SVAP	SWAP nibbles	A7-A4 <=> A3-A0	reg, M				
TNZ	Test for neg and zero	tnz lbl1					
TRAP	S/W trap	S/W interrupt				1	
WFI	Wait for interrupt					1	
XOR	Exclusive OR	A = A XOR M	А	М			

I1	Н	10	N	Z	С
			Ν	Z	
	0				0
			Ν	Z	O
			Ν	Z	
11	Ι	10	ı	V	O
	7		5		
		À			0
			×	S	
1		0	B		
		5	Ν	Z Z	C C
?c)		Z	Z	O
			Z	Z	С
					1
1		1			
			N	Z	С
			Z	Z Z Z	O
			0	Z	С
			N	Z	С
			N	Z	С
			Ν	Z	
			N	Z	
1		1			
1		0			
			N	Z	

12 Electrical characteristics

12.1 Parameter conditions

Unless otherwise specified, all voltages are referred to V_{SS}.

12.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based concharacterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean+3 50°).

12.1.2 Typical values

Unless otherwise specified, typical data are based on 7, - 25°C, V_{DD} = 5V. They are given only as design guidelines and are not tested.


12.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

12.1.4 Loading capacito

The loading corollions used for pin parameter measurement are shown in Figure 129.






12.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 130*.

Figure 130. Pin input voltage



12.2 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

12.2.1 Voltage characteristics

Table 186. Voltage characteristics

Symbol	Ratings	Maximum value	Unit
V _{DD} - V _{SS}	Supply voltage	6.5	
V _{PP} - V _{SS}	Programming voltage	13	V
V _{IN}	Input voltage on any pin ⁽¹⁾⁽²⁾	V _{SS} -0.3 to V _{DD} +0.3	
$ \Delta V_{DDx} $ and $ \Delta V_{SSx} $	Variations between different digital power pins	50	mV
V _{SSA} - V _{SSx}	Variations between digital and analog ground pins	50	IIIV
V _{ESD(HBM)}	Electro-static c'isaharge voltage (Human body model)	See Section 12.7.3: Ab	
V _{ESD(MM)}	Electro-static discharge voltage (Machine model)	maximum ratings (elect sensitivity) on page 327	

Directly connecting \(\times\) \(\times \overline{RESET}\) and I/O pins to \(V_{DD}\) or \(V_{SS}\) could damage the device if an unintentional internal reset is generated or an unexpected change of the I/O configuration occurs (for example, due to a corrupted program counter). To guarantee sofe containing this connection has to be done through a pull-up or pull-down resistor (typical: 4.7k\(\Omega\) for \(\overline{RESET}\), 10k\(\Omega\) for I/Os, For the same reason, unused I/O pins must not be directly tied to \(V_{DD}\) or \(V_{SS}\).

^{2.} $I_{INJ/PIN}$ must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be rost ec ad, the injection current must be limited externally to the $I_{INJ(PIN)}$ value. A positive injection is induced by $V_{IN} > V_{DD}$... a negative injection is induced by $V_{IN} < V_{SS}$.

12.2.2 Current characteristics

Table 187. Current characteristics

Symbol	Ratings			Unit
ı	Total current into V	32-pin devices		
I _{VDD}	Total current into V _{DD} power lines (source) ⁽¹⁾ 44-pin devices		125	
	Total current out of V _{SS} ground lines (sink) ⁽¹⁾	32-pin devices	75	
I _{VSS}	44	44-pin devices	125	
	Output current sunk by any standard I/O and cont	rol pin	25	
I _{IO}	Output current sunk by any high sink I/O pin	50	l m A	
	Output current source by any I/Os and control pin		- 25	mA
	Injected current on V _{PP} pin		± 5	
I _{INJ(PIN)} (2)(3)	Injected current on RESET pin		± 5	
'INJ(PIN)` ^ ^	Injected current on OSC1 and OSC2 pins	010	±5 C	
	Injected current on any other pin ⁽⁴⁾		± 5	,
$\Sigma I_{\text{INJ(PIN)}}^{(2)}$	Total injected current (sum of all I/O and control p	ins) ⁽⁴⁾	± 20	

- 1. All power (V_{DD}) and ground (V_{SS}) lines must always be connected to the external supply.
- 2. $I_{INJ(PIN)}$ must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to unany value. A positive injection is induced by $V_{IN} > V_{DD}$ while a negative injection is induced by $V_{IN} < V_{SS}$.
- Negative injection disturbs the analog performance of the device. See Table 221: ADC accuracy with VDD = 5.0V on page 350 and Note 1 on page 351.
 For best reliability, it is recommended to avoid regarive injection of more than 1.6mA
- 4. When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneo is values). These results are based on characterization with ΣI_{INJ(PIN)} maximum current injection on four I/O port pins of the device.

12.2.3 Thermal characteristics

Table 188. The mai characteristics

Symbol	Ratings	Value	Unit
16.10	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature (see Section 13.2.3: Thermal characteristics on	page 355)	
	3/6		
Opso			

12.3 Operating conditions


12.3.1 General operating conditions

Table 189. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{CPU}	Internal clock frequency versus V _{DD}		0	8	MHz
V _{DD}	Extended operating voltage	No Flash Write/Erase. Analog parameters not guaranteed ⁽¹⁾	3.8	5.5	V
- 500	Standard operating voltage		4.5	5.5	
	Operating voltage for Flash Write/Erase	V _{PP} = 11.4 to 12.6V	4.5	5.5	b١
т	Ambient temperature range	A suffix version	-40	85	°C
T _A	Ambient temperature range	C suffix version	-40	125	

^{1.} Clock detector, ADC, comparator and Op-amp functionalities guaranteed only within 4.5 to the Voltage range.

Figure 131. f_{CPU} max versus V_{DD}



Note:

Some temperature ranges are only available with a specific package and memory size. Refer to Section 14.2: Device ordering information and transfer of customer code on page 358.

Warning: Do not connect 12V to V_{PP} before V_{DD} is powered on, as this may damage the device.

12.3.2 Operating conditions with low voltage detector (LVD)

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A .

Table 190. Operating conditions with LVD

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IT+(LVD)}	Reset release threshold (V _{DD} rise)		3.90	4.20	4.50	V
V _{IT-(LVD)}	Reset generation threshold (V _{DD} fall)		3.80	4.00	4.35	v
V _{hys(LVD)}	LVD voltage threshold hysteresis	V _{IT+(LVD)} -V _{IT-(LVD)}		200		mV
\/+	V _{DD} rise time rate ⁽¹⁾		20			µs/V
Vt _{POR}	V _{DD} rise time rate.				100	ms/V
t _{g(VDD)}	Width of filtered glitches on V _{DD} ⁽¹⁾ (which are not detected by the LVD)				40	ns

^{1.} Data based on characterization results, not tested in production.

Auxiliary voltage detector (AVD) thresholds 12.3.3

Table 191. AVD thresholds

Symbol	Parameter	Cono itions	Min	Тур	Max ⁽¹⁾
V _{IT+(AVD)}	1⇒0 AVDF flag toggle threshold (V _{DD} rise)	OFICE	4.35	4.70	4.90
V _{IT-(AVD)}	0 AVDF flag toggle threshold (√ _{DD} fall)	60/0	4.20	4.50	4.70
V _{hyst(AVD)}	AVD voltage threshold hysie esis(2)	V _{IT+(AVD)} -V _{IT-(AVD)}		200	
$\Delta V_{\text{IT-}}$	Voltage drop betwe 'r, A'/D flag set and LVD reset activated	V _{IT-(AVD)} -V _{IT-(LVD)}		450	
	ed on characterization results, not tested in produ	uction.			

^{1.} See Section 15.7: In axi mum values of AVD thresholds on page 366

^{2.} Data based on characterization results, not tested in production.

Supply current characteristics 12.4

The following current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for Halt mode for which the clock is stopped).

12.4.1 Run and slow modes (Flash devices)

Table 192. Run and slow modes (Flash devices)

Symbol	Parameter	Condit	ions	Тур	Max ⁽¹⁾	Unit
	Supply current in Run mode ⁽²⁾ (see <i>Figure 132</i>)	4.5V ≤ V _{DD} ≤ 5.5V	$f_{OSC} = 16 \text{ MHz},$ $f_{CPU} = 8 \text{ MHz}$	12	18	mA
IDD	Supply current in Slow mode ⁽²⁾ (see <i>Figure 133</i>)	4.5 v \(\sime\)	$f_{OSC} = 16 \text{ MHz},$ $f_{CPU} = 500 \text{ kHz}$	5	135	

- Data based on characterization results, tested in production at V_{DD} max. and f_{CPU} max.
- Measurements are done in the following conditions:
 - Program executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash is
 - All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load)
 - All peripherals in reset state.
 - LVD disabled.

 - LVD disabled.
 Clock input (OSC1) driven by external square wave.
 In Slow and Slow Wait mode, f_{CPU} is based on f_{OSC} divided by 32.
 To obtain the total current consumption of the device, add the clock source (Section 12.5.3) and the peripheral power

Figure 132. Typical I_{DD} in RUN vs f_{CPU}





Figure 133. Typical I_{DD} in SLOW vs f_{CPU}



12.4.2 Wait and Slow Wait modes


Table 193. Wait and Slow Wait modes

12.4.2	2.4.2 Wait and Slow Wait modes		40	CIL	
Table 19	3. Wait and Slow Wait modes	21)	10	
Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
	Supply current in Wait mode ⁽²⁾ (see <i>Figure 134</i>)	$f_{CS^{(1)}} = 10 \text{ MHz},$ $1_{CFU} = 8 \text{ MHz}$ $4.5 \text{V} \le \text{V}_{DD} \le 5.5 \text{/}$	8	12	mA
l _{DD}	Supply current in Slow Wait mode ⁽²⁾ (see <i>Figure 135</i>)	f _{OSC} = 16 MHz, f _{CPU} = 500 kHz	3.5	5	IIIA

- Data based on characterization results, tested in production at V_{DD} max. and f_{CPU} max.
- Measurements are done in the following conditions:
 Program executed from RAM, CPU running with RAM access. The increase in consumption when executing from Flash is - All I/O pins in input mode with a static value at V_{DD} or V_{SS} (no load) - All peripherals in reset state.

 - Clock input (OSC1) driven by external square wave.
 In Slow and Slow Wait media, topul is based on fosc divided by 32.
 To obtain the total critical consumption of the device, add the clock source (Section 12.5.3) and the peripheral power consumption.

Figure 134. Typical IDD in Wait vs fcPU






Figure 135. Typical I_{DD} in Slow Wait vs f_{CPU}

12.4.3 Halt and Active Halt modes

Table 194. Halt and Active Halt modes

Symbol	Parameter	Conditions	Тур	Max	Unit
	Supply current in Halt mode ⁽¹⁾	$V_{DD} = 5.5 \text{ V}$	1	10	uА
I_{DD}	Supply current in Flatt mode.	-40°C ≤ T _A ≤ +125°C	l I	50	μΛ
	Supply current in Active Halt mode ²	16 MHz external clock	1	1.5	mA

All I/O pins in push-pull output mode (when app'.cable) with a static value at V_{DD} or V_{SS} (no load), PLL and LVD disabled. Data based on characterization results, tested in production at V_{DD} max. and f_{CPU} max.

12.4.4 Supply and clock managers

The provious current consumption specified for the ST7 functional operating modes over temperature range does not take into account the clock source current consumption. To get the total device consumption, the two current values must be added (except for Halt mode).

fable 195. Supply and clock managers

202	Symbol	Parameter	Conditions	Тур	Max	Unit
0	I _{DD(LVD)}	LVD supply current	Halt mode	180	280	
	I _{DD(PLL)}	PLL supply current	V _{DD} = 5V	700		μA

All I/O pins in input mode with a static value at V_{DD} or V_{SS} . Tested in production at V_{DD} max and f_{CPU} max with clock input OSC1 driven by an external square wave; V_{DD} applied on OSC2 to reduce oscillator consumption. Consumption, that is slightly different with a quartz or resonator.

12.4.5 On-chip peripherals

Table 196. On-chip peripherals

Symbol	Parameter	Conditions		Тур	Unit
I _{DD(TIM)}	16-bit Timer supply current ⁽¹⁾			50	
I _{DD(ART)}	ART PWM supply current ⁽²⁾			75	
I _{DD(SPI)}	SPI supply current ⁽³⁾	f _{CPU} = 8 MHz		400	
I _{DD(SCI)}	SCI supply current ⁽⁴⁾		$V_{DD} = 5.0V$	400	μΑ
I _{DD(MTC)}	MTC supply current ⁽⁵⁾			500	
I _{DD(ADC)}	ADC supply current when converting ⁽⁶⁾	f _{ADC} = 4 MHz		400	
I _{DD(op-amp)}	Op-amp supply current ⁽⁷⁾	f _{CPU} = 8 MHz		1500	

- Data based on a differential I_{DD} measurement between reset configuration (timer counter running at f_{CPU}/4) and timer counter stopped (only TIMD bit set). Data valid for one timer.
- 2. Data based on a differential I_{DD} measurement between reset configuration (time: c^{\dagger} or c^{\dagger}) and timer counter enable (only TCE bit set)
- Data based on a differential I_{DD} measurement between reset configuration (SPI disabled) and a permanent SPI master communication at maximum speed (data sent equal to 55h). This measurement includes the pad toggling consumption.
- Data based on a differential I_{DD} measurement between SC1 I ν , power state (SCID = 1) and a permanent
- Data based on a differential I_{DD} measurement between reset configuration (motor control disabled) and the whole motor control cell enable in speed measurement mode. MCO outputs are not validated.
- Data based on a differential I_{DD} measuren ent k etween reset configuration and continuous A/D
- Data based on a differential measu, ament between reset configuration (op-amp disabled) and amplification of a sinewave (no load, $A_{VC_1} = 1$, $V_{DD} = 5V$).

12.5 Clock and timing characteristics

Subject to general operating conditions for V_{DD}, f_{OSC}, and T_A.

General timings

Table 197. General timings

c0/6	Table 197.	General timings					
0/02	Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
	10	Instruction cycle time		2	3	12	t _{CPU}
	^L c(INST)	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	f _{CPU} = 8 MHz	250	375	1500	ns
2050	205	Interrupt reaction time ⁽²⁾		10		22	t _{CPU}
O_{λ}	t _{v(IT)}	$t_{V(IT)} = \Delta t_{C(INST)} + 10$	f _{CPU} = 8 MHz	1.25		2.75	μs

^{1.} Data based on typical application software

Time measured between interrupt event and interrupt vector fetch. Δ t_{C(INST)} is the number of t_{CPU} cycles needed to finish the current instruction execution.


12.5.2 External clock source

Table 198. External clock source

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OSC1H}	OSC1 input pin high level voltage		$0.7 \times V_{DD}$		V_{DD}	V
V _{OSC1L}	OSC1 input pin low level voltage		V _{SS}		0.3 x V _{DD}	V
t _{w(OSC1H)}	OSC1 high or low time ⁽¹⁾	See Figure 136	25			ns
$t_{r(OSC1)}$ $t_{f(OSC1)}$	OSC1 rise or fall time ⁽¹⁾				5	113
Ι _L	OSCx Input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$			± 1	μΑ

^{1.} Data based on design simulation and/or technology characteristics, not tested in production.

Figure 136. Typical application with an external clock source



12.5.3 Crystal and ceramic resonator oscillators

The ST7 internal clock can be supplied with four different Crystal/Ceramic resonator oscillators. All the information given in this paragraph are based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and start-up stabilization time. Refer to the crystal/ceramic resonator manufacturer for more details (frequency, package, accuracy...).

Table 199. Oscillator parameters

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fosc	Oscillator frequency ⁽¹⁾		4		16	MHz
R _F	Feedback resistor			92		kΩ
C _{L1}	Recommended load capacitance versus equivalent serial resistance of the crystal or ceramic resonator (R _S)		See <i>Table 200</i> below		pF	


When PLL is used, please refer to Table 201: PLL characteristics on page 323 and to Section 6: Supply, reset and clock management on page 42 (f_{OSC} min. is 8 MHz with PLL).

Table 200. Examples of recommended references

Supplier fosc		Typical ceramic resonators ⁽¹⁾	CI 1 [nE]	(S) 2 [nE]
Supplier	(MHz) Reference		- CL1 [pF]	CL2 [pF]
	4	CSTCR4M00G53-R0	((5)	(15)
Murata	8	CSTCE8M00G52-R0	(10)	(10)
	16	CSTCE16M0V53-R0	(15)	(15)

^{1.} Resonator characteristics given by the ceramic resonator n.a. uf cturer. For more information on these resonators, please consult www.murata.com

Figure 137. Typical application with a crystal or ceramic resonator



323/371

12.5.4 Clock security system with PLL

Table 201. PLL characteristics

Symbol	Parameter	Min	Тур	Max	Unit
fosc	PLL input frequency range	7		8	MHz
Output frequency	Output frequency when the PLL attains lock		16		MHz
t _{Lock}	PLL lock time (Locked = 1)		50	100	μs
Jitter	Jitter in the output clock		2		%
f _{CPU}	CPU clock frequency when VCO is connected to ground (ICD internal clock or back up oscillator)		3	اد	MHz
Table 202. Clo	ck detector characteristics	T		770,	

Table 202. Clock detector characteristics

Symbol	Parameter	Min	Туъ́	Max	Unit
f _{Detect}	Detected minimum input frequency		27-	500 ⁽¹⁾	kHz
t _{setup}	Time needed to detect OSC1 (or OSCIN) once CKD is enabled	2,50	3	Inc.	μs
t _{hold}	Time needed to detect that OSC1 (o OSCIN) stops		3	<i>y</i>	μs
osolete Prog	ducils) obsol				




Figure 138. PLL and clock detector signal start up sequence

- Lock does not go low without resetting the PLLEN b'c.
- Before setting the CKSEL bit by software in order to switch to the PLL clock, a period of t_{lock} must have
- 3. 2 clock cycles are missing after CKSEL = 1.
- 4. CKSEL bit must be set before enabling the CSS interrupt (CSSIE = 1).

12.6 **Memory characteristics**

12.6.1 RAM and nardware registers

Table 203. RAM and hardware registers

	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
-1050	V_{RM}	Data retention mode ⁽¹⁾	Halt mode (or reset)	1.6			V
000018	. Minimur hardwar	n V _{DD} supply voltage without re registers (only in Halt mode	losing data stored in RAM (in Hale). Not tested in production.	alt mode o	r under RE	ESET) or in	

12.6.2 Flash memory

Table 204. Dual voltage HDFlash memory

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
f.	Operating frequency	Read mode	0		8	MHz
f _{CPU}	Operating frequency	Write/Erase mode	1		8	IVII IZ
V _{PP}	Programming voltage ⁽²⁾	$4.5V \le V_{DD} \le 5.5V$	11.4		12.6	V
	V _{PP} current ⁽³⁾⁽⁴⁾	Read (V _{PP} = 12V)			200	μA
I _{PP}	Vpp current // /	Write/Erase			30	mA
t _{VPP}	Internal V _{PP} stabilization time			10	*	μs
		T _A = 85°C	40		*/6	
t _{RET}	Data retention	T _A = 105°C	25	1	Cre	years
		T _A = 125°C	10	20/		
N _{RW}	Write erase cycles	T _A = 25°C	150		10	cycles
T _{PROG} T _{ERASE}	Programming or erasing temperature range	3/6	-40	25	85	°C

- 1. Data based on characterization results, not tested in production
- V_{PP} must be applied only during the programming or eracing operation and not permanently for reliability reasons.
- 3. Data based on simulation results, not tested in production
- 4. In Write/Erase mode the I_{DD} supply current consumption is the same as in Run mode (Section 12.4.1: Run and slow modes (Flash devices) on page 317)

12.7 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

12.7.1 Functional EMS (electro magnetic susceptibility)

Based on a simple running application on the product (toggling two LEDs through I/O ports), the product is stressed by two electro magnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electro-static discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- FTB: A Burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application note AN1709.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the RESET pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Table 205. EMS test results

Symbol	Parameter		Conditions	Level/class
V	Voltage limits to be applied on any I/O pin to induce a	Flash/ROM devices	V_{DD} = 5V, T_A = +25°C, f_{OSC} = 8 MHz, LVD OFF, Conforms to IEC 1000-4-2	4A
V _{FESD}	functional disturbance	, iz sit r.Oivi devices	V_{DD} = 5V, T_A = +25°C, f_{OSC} = 8 MHz, LVD ON, Conforms to IEC 1000-4-2	2B
.,	Fast transiem voltage burst limits to be applied through	Flash devices	$V_{DD} = 5V$, $T_A = +25$ °C, $f_{OSC} = 8$ MHz, Conforms to IEC 1000-4-4	4A
V _{FFTB}	100oF on V _{DD} and V _{DD} pins to include a functional ณรturbance	ROM devices	V_{DD} = 5V, T_A = +25°C, f_{OSC} = 8 MHz, Conforms to IEC 1000-4-4	3B
050	lete Pro			
02				

12.7.2 Electro magnetic interference (EMI)

Based on a simple application running on the product (toggling two LEDs through the I/O ports), the product is monitored in terms of emission. This emission test is in line with the norm SAE J 1752/3 which specifies the board and the loading of each pin.

Table 206. EMI emission⁽¹⁾⁽²⁾

Symbol	Parameter Conditions Device/package		Monitored	Max vs. [1	osc/f _{CPU}]	Unit	
Symbol	rarameter	Conditions	Device/package	frequency band	8/4 MHz	16/8 MHz	Oilit
				0.1 MHz to 30 MHz	8	6	
9	Peak level	V_{DD} - 5V, T_A = +25°C, conforming to	Flash/LQFP64	30 MHz to 130 MHz	8	12	dΒμV
S _{EMI}	reak level	SAE J 1752/3		130 MHz to 1 GHz	1	9 C	
				SAE EMI Level	1.5	2.5	-

^{1.} Data based on characterization results, not tested in production.

12.7.3 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU and DLU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, refer to the application note AN1181.

Electro-static discharge (ESD)

Electro-Static Discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each p.n. combination. The sample size depends on the number of supply pins in the device (3 parts*(n:n) supply pin). Three models can be simulated: Human body model, Machine model and Charged device model. This test conforms to the JESD22-A114A/A115A/C101-A standard.

Table 207. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Maximum value ⁽¹⁾	Unit
V _{ESD(F'B.M)}	Electro-static discharge voltage (Human body model)	T _A = +25°C	2000	
V _{ESD(MM)}	Electro-static discharge voltage (Machine model)	T _A = +25°C	200	V
V _{ESD(CDM)}	Electro-static discharge voltage (Charged device model)	T _A = +25°C	250	

^{1.} Data based on characterization results, not tested in production.

^{2.} Refer to Application Note AN1709 for data on other package types.

Static and dynamic latch-up

- LU: 3 complementary static tests are required on 10 parts to assess the latch-up performance. A supply overvoltage (applied to each power supply pin) and a current injection (applied to each input, output and configurable I/O pin) are performed on each sample. This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.
- DLU: Electro-static discharges (one positive then one negative test) are applied to each pin of three samples when the micro is running to assess the latch-up performance in dynamic mode. Power supplies are set to the typical values, the oscillator is connected as near as possible to the pins of the micro and the component is put in reset mode. This test conforms to the IEC1000-4-2 and SAEJ1752/3 standards. For more details, refer to the application note AN1181.

Table 208. Electrical sensitivities

Symbol	Parameter	Conditions	C.ass ⁽¹⁾
LU	Static latch-up class	T _A = +25°C T _A = +125°C	A A
DLU	Dynamic latch-up class	$V_{DD} = 5.5V$, $f_{OSC} = 4$ MHz, $T_A = +25$ °C	А
1. Class des JEDEC sp	cription: A Class is an STMicroelectronion of the conficency of th	cs internal s, exification. All its limit belon is 1) Class A it exceeds the	s are higher than the JEDEC standard. B
01833 31110	Say 337513 an the SEDEO Chieffa (Interne	oranialoj.	
		dete	
	icile!	50.	
	ognic Lo		
P'	(6)		
16/6	- AUC.		
2,	(00		
1918			
oleter			

Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belon is to Class A it exceeds the JEDEC standard. B

12.8 I/O port pin characteristics

12.8.1 General characteristics

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

Table 209. General characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{IL}	Input low level voltage	CMOS ports			0.3 x V _{DD}	
V _{IH}	Input high level voltage		0.7 x V _{DD}			
V _{hys}	Schmitt trigger voltage hysteresis ⁽¹⁾			1		V
V _{IL}	Input low level voltage	G and H ports			().8	
V _{IH}	Input high level voltage		2.8	\	Cr	
V _{hys}	Schmitt trigger voltage hysteresis ⁽¹⁾			iυn		mV
I _{INJ(PIN)} ⁽²⁾	Injected current on an I/O	V _{DD} = 5V	01		+5/-2	
$\Sigma I_{\text{INJ(PIN)}}^{(2)}$	Total injected current (sum of all I/O and control pins)	×	8		± 25	mA
IL	Input leakage current	V _{SS} ≤ V _{IN} ≤ V _{DD}		20,	±1	
I _S	Static current consumption induced by each floating input pin ⁽³⁾	Floating input mode	61	200		μA
R _{PU}	Weak pull-up equivalent resistor ⁽⁴⁾	V _{IN} = V _{SS}	50	90	250	kΩ
C _{IO}	I/O pin capacitance			5		pF
t _{f(IO)out}	Output high to low level fall 'in e ⁽⁵⁾	C _L = 50pF		25		no
t _{r(IO)out}	Output low to high 'ever rice time ⁽⁵⁾	Between 10% and 90%		25		ns
t _{w(IT)in}	External interrupt pulse time ⁽⁶⁾		1			t _{CPU}


^{1.} Hysteresis voltage Letveen Schmitt trigger switching levels. Based on characterization results, not tested.

- The R_{PU} pull-up equivalent resistor is based on a resistive transistor (corresponding I_{PU} current characteristics described in Figure 140). This data is based on characterization results, tested in production at V_{DD} max.
- 5. Data based on characterization results, not tested in production.
- 6. To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.

^{2.} I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the righting tion current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}>V_{DD} while a negative injection is induced by V_{IN}<V_{SS}. Refer to Section 12.2.2: Current characteristics on page 314 for more details.


^{3.} Cor. figuration not recommended, all unused pins must be kept at a fixed voltage: using the output mode of the I/O for example or an external pull-up or pull-down resistor (see *Figure 139*). Static peak current value taken at a fixed V_{IN} value, based on design simulation and technology characteristics, not tested in production. This value depends on V_{DD} and temperature values.

Figure 139. Two typical applications with unused I/O pin




I/O can be left unconnected if it is configured as output (0 or 1) by the software. This has the ar vantage of greater EMC robustness and lower cost.

Figure 140. Typical I_{PU} vs. V_{DD} with $V_{IN} = V_{SS}$



ાં્રું ure 141. Typical R_{PU} vs. V_{DD} with V_{IN} = V_{SS}



12.8.2 **Output driving current**

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

Table 210. Output driving current

Symbol	Parameter		Conditions	Min	Max	Unit
	Output low level voltage for a standard		$I_{IO} = +5mA$		1.2	
(4)	I/O pin when 8 pins are sunk at same time (see <i>Figure 142</i>)		I _{IO} = +2mA		0.5	
V _{OL} ⁽¹⁾	Output low level voltage for a high sink I/O pin when 4 pins are sunk at same	V _{DD} = 5V	I_{IO} = +20mA, $T_A \le 85$ °C $T_A \ge 85$ °C		1.3 1.5	V
	time (see Figure 143)		I _{IO} = +8mA		0.6	
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin when 4 pins are sourced at same time		I_{IO} = -5mA, $T_A \le 85$ °C $T_A \ge 85$ °C	V _{DD} -1.4 V _{DD} -1.6	cils)
	(see Figure 144)		I _{IO} = -2mA	V _{E D} -,λ.,7		

The I_{IO} current sunk must always respect the absolute maximum rating specified in Section 12.2.2 Current characteristics on page 314 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

Figure 142. Typical V_{OL} at $V_{DD} = 5V$ (standard)






Figure 143. Typical V_{OL} at V_{DD} = 5V (high-sink)




^{2.} The I_{IO} current sourced must always respect the absolute maximum rating specifier: in Section 12.2.2: Current characteristics on page 314 and the sum of I_{IO} (I/O ports and control pins) must : ot ax seed I_{VDD}.



		lio [mA]				<u>"15</u>	
12.9	Control pin characterist	ics			9917	Cr	
12.9.1	Asynchronous RESET pin			(Y)		حالات	1
Subject to g	eneral operating conditions for V _{DD} , t	OSC, and	Γ _A unless otr	ierwise sp	ecified.		
Table 211.	Asynchronous RESET pin		0/0	250	20,		
Symbol	Parameter	Con	ditions	Min	Тур	Max	Unit
V_{IL}	Input low level voltage ⁽¹⁾		101			0.3xV _{DD}	
V _{IH}	Input high level voltage ⁽¹⁾		-0/	0.7xV _{DD}			
V _{hys}	Schmitt trigger voltage hystorecis ⁽²⁾	00)		1		٧
V	Output low level rollage ⁽³⁾	$V_{DD} = 5V$	I _{IO} = +5mA		0.5	1.2	
V_{OL}	Output low level (of age)	v _{DD} = 3v	I _{IO} = +2mA		0.2	0.5	
I _{IO}	Driving ;urrent on RESET pin				2		mΑ
R _{ON}	ั้ง เล่ pull-up equivalent resistor	$V_{IN} = V_{SS,}$	V _{DD} = 5V	50	80	150	kΩ
t _{w(RSTL)} out	Generated reset pulse duration	Internal re	set sources		30		
t _{h(R^c)TL)in}	External reset pulse hold time ⁽⁴⁾			2.5			μs
[[] g(RSTL)in	Filtered glitch duration ⁽⁵⁾				450		ns

- 1. Data based on characterization results, not tested in production.
- 2. Hysteresis voltage between Schmitt trigger switching levels.
- The I_{IO} current sunk must always respect the absolute maximum rating specified in Section 12.2.2: Current characteristics on page 314 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS} .
- $\frac{\text{To guar}}{\text{RESET}} \text{ pin. All short pulses applied to the } \overline{\text{RESET}} \text{ pin. All short pulses applied on } \overline{\text{RESET}} \text{ pin with a duration below } t_{h(RSTL)in} \text{ can be ignored.}$
- 5. The reset network protects the device against parasitic resets.

Figure 145. RESET pin protection when LVD is enabled⁽¹⁾⁽²⁾⁽⁴⁾



- The reset network protects the device against parasitic resets.
 - The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device can be damaged when the ST7 generates an internal reset (LVD, illegal opcode or watchdog).


 - Whatever the reset source is (internal or external), the user must ensure that the level on the RESET pil can go below the
 - V_{IL} max. level specified in Section 12.9.1: Asynchronous RESET pin on page 332. Otherwise the reset is not taken into account internally.
 - Because the reset circuit is designed to allow the internal RESET to be output in the RESET bin, one user must ensure that the current sunk on the RESET pin is less than the absolute maximum value specifie. I for I_{INJ(RESET)} in Section 12.2.2: Current characteristics on page 314.
- 2. When the LVD is enabled, it is recommended not to connect a pull-up resistor or 'a, actior. A 10nF pull-down capacitor is required to filter noise on the reset line.
- In case a capacitive power supply is used, it is recommended to connec (a 1, 1Ω pull-down resistor to the RESET pin to discharge any residual voltage induced by the capacitive effect of the power supply (this adds 5µA to the power consumption of the MCU).
- Tips when using the LVD:
- I ps when using the LVD:

 A. Check that all recommendations related to ICCCLK and cosc circuit have been applied (see notes above)

 B. Check that the power supply is properly decoupled (100nF + 10μF close to the MCU). Refer to AN1709 and AN2017. If this cannot be done, it is recommended to put a 1υ0nF + 1MΩ pull-down on the RESET pin.

 C. The capacitors connected on the RESET pin and also the power supply are key to avoid any start-up marginality. In most cases, steps 1 and 2 above are sufficient for a robust solution. Otherwise: replace 10nF pull-down on the RESET pin with a 5μF to 20μF capacitor." nirient formation and the second seco
 - 5. Please refer to Section 11.2.2: Illiagal cooode reset for more details on illegal opcode reset conditions

Figure 146. RESET pin protection when LVD is disabled⁽¹⁾



- . The reset network protects the device against parasitic resets.
 - The output of the external reset circuit must have an open-drain output to drive the ST7 reset pad. Otherwise the device can be damaged when the ST7 generates an internal reset (LVD, illegal opcode or watchdog).

 Whatever the reset source is (internal or external), the user must ensure that the level on the RESET pile can go below the
 - Whatever the reset source is (internal or external), the user must ensure that the level on the RESET in can go below the V_{IL} max. level specified in Section 12.9.1: Asynchronous RESET pin on page 332. Otherwise the reset is not taken into account internally.
 - Because the reset circuit is designed to allow the internal RESET to be output in the RESET bin, the user must ensure that the current sunk on the RESET pin is less than the absolute maximum value specifie. If or I_{INJ(RESET)} in Section 12.2.2: Current characteristics on page 314.
- 2. Please refer to Section 11.2.2: Illegal opcode reset on page 309 for more details in the gall opcode reset conditions

12.9.2 ICCSEL/V_{PP} pin


Subject to general operating conditions for V_{DD} , f_{CSC} , and T_A unless otherwise specified.

Table 212. ICCSEL/V_{PP} pin

Symbol	Parameter	Conditions	Min	Max	Unit
V _{IL}	Input low level voltage (70	V_{SS}	0.2	V
V _{IH}	Input high level voltage (1)(2)	ICC mode entry	V _{DD} - 0.1	12.6	V
ΙL	Input 'earage current	$V_{IN} = V_{SS}$		±1	μA

- 1. Data based car design simulation and/or technology characteristics, not tested in production.
- 2. V_{PP} is also used to program the Flash (refer to the Flash characteristics).

Figure 117. Two typical applications with V_{PP} pin⁽¹⁾



1. When the ICC mode is not required by the application, the ICCSEL/ V_{PP} pin must be tied to V_{SS} .

Timer peripheral characteristics 12.10

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

Refer to Section 9: I/O ports on page 78 for more details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output...).

12.10.1 8-bit PWM-ART auto-reload timer

Table 213. 8-bit PWM-ART auto-reload timer

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
4	PWM resolution time		1			t _{CPU}
^t res(PWM)	P VVIVI Tesolution time	f _{CPU} = 8 MHz	125		16	ns
f _{EXT}	ART external clock frequency		0	.(1 /2	MHz
f _{PWM}	PWM repetition rate			ZO,	CPU/2	IVIITZ
Res _{PWM}	PWM resolution		10 V	<u> </u>	8	bit
Vos	PWM/DAC output step voltage	V _{DD} = 5V, Res = 8 bits		20	1/5	mV

12.10.2 16-bit timer

Table 214. 16-bit timer

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{w(ICAP)in}	Input capture pulse tin.3	7/8,	1			t _{CPU}
t _{res(PWM)}	PWM resolution 'in.a	150°	2			t _{CPU}
res(PVVM)	1 1111 1330Idt 311 111 2	f _{CPU} = 8 MHz	250			ns
f _{EXT}	Timer ex ernal clock frequency		0		f _{CPU} /4	MHz
f _{PWI}	F'W™ repetition rate				יטיין יי	1711 12
Recowm	PWM resolution				16	bit
ete P	1,00,c					

12.11 Communication interface characteristics

12.11.1 SPI - serial peripheral interface

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (SS, SCK, MOSI, MISO).

Table 215. SPI characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK}	SPI clock frequency	Master f _{CPU} = 8 MHz	f _{CPU} /128 0.0625	f _{CPU} /4 2	l N'Hz
1/t _{c(SCK)}	SF1 clock frequency	Slave f _{CPU} = 8 MHz	0	f _{CF} y2	DIVITZ
t _{r(SCK)}	SPI clock rise and fall time		see Table 2 or o	age 23 for I scription	/O port
$t_{su(\overline{SS})}^{(1)}$	SS setup time ⁽²⁾	Slave	(4 × ſ _{CPU}) + 50	*/ 5	71
$t_{h(\overline{SS})}^{(1)}$	SS hold time	Slave	120	10,	
t _{w(SCKH)}	SCK high and low time	Master Slave	100 90	<u></u>	
t _{su(MI)}	Data input setup time	Master Slave	100 100		
t _{h(MI)}	Data input hold time	Master Slave	100 100		20
t _{a(SO)}	Data output access time	Slave	0	120	ns
t _{dis(} දර)	Data purput disable time	Slave		240	
(×(30)	Data output valid time	Slave (after enable edge)		120	
h(SO)	Data output hold time	- Slave (alter eriable edge)	0		
t _{v(MO)}	Data output valid time	Master (efter exchip adea)		120	
	Data output hold time	Master (after enable edge)	0		

SS INPUT $t_{su(\overline{SS})}$ $t_{\overline{c}(SCK)}$ $t_{h(\overline{SS})}$ CPHA = 0 CPOL = 0SCK. CPHA = 0 CPOL = 1 t_{w(SCKH)} t_{r(SCK)} t_{a(SO)} tw(SCKL) $t_{v(SO)}$ t_{h(SO)} t_{dis(SO)} $\mathsf{MISO}_{\,\mathsf{OUTPUT}}$ see note 2 MSB OUT see note 2 BIT6 OUT LSB OUT t_{su(SI)} t_{h(SI)} BIT1 IN MSB IN LSB IN MOSI INPUT

Figure 148. SPI slave timing diagram with CPHA = $0^{(1)}$

- 1. Measurement points are done at CMOS levels: 0.3xV_{DD} and 0.7xV_{DD}.
- 2. When no communication is on-going the data output line of the SPI (MOSI in master moo ', MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O r ort configuration.


 $\overline{\rm SS}$ $_{\rm INPUT}$ $t_{su}(\overline{SS})$ $t_{\overline{c}(SCK)}$ th(SS) CPHA = 1 INPUT CPOL = 0CPHA = 1 CPOL =1 tw(SC KH) $t_{dis(SO)}$ t_v(SO) t_{r(SCK)} MISO OUTPUT MSB OUT LSB OUT see note 2 **BIT6 OUT** t_{su(SI)} $t_{h(SI)}$ VOGI INLAL MSB IN BIT1 IN LSB IN

Figure 149. SPI slave timing diagram with CPHA = $1^{(1)}$

- 1. Measurement points are done at CMOS levels: $0.3 \mathrm{xV}_{\mathrm{DD}}$ and $0.7 \mathrm{xV}_{\mathrm{DD}}$.
- 2. When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends on the I/O port configuration.

577

Figure 150. SPI Master timing diagram⁽¹⁾



- Measurement points are done at CMOS levels: 0.3xV_{DD} and 0./xV_{DD}.
- J.3xV₁

 ata output lin
 this case, the p When no communication is on-going the data outp⁻t line of the SPI (MOSI in master mode, MISO in slave mode) has its alternate function capability released. In this case, the pin status depends of the I/O port configuration.

577

12.12 **Motor control characteristics**

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

12.12.1 Internal reference voltage

Table 216. Internal reference voltage

,		Conditions	Min	Typ ⁽¹⁾	Max	Unit
	\(\alpha\)	VR [2:0] = 000		V _{DD} *0.04		
	Voltage threshold (VR [2:0] = 000)	Example: V _{DD} - V _{SSA} = 5V		0.2		
-	Voltage threshold (VR [2:0] = 001)	VR [2:0] = 001		V _{DD} *0.12	16	
	voltage tilleshold (VK [2.0] = 001)	Example: V _{DD} - V _{SSA} = 5V		0.6		١
,	Voltage threshold (VR [2:0] = 010)	VR [2:0] = 010		۷ _{L'7} *0.2	<i>y</i> -	
	voltago tinoshola (VIV [2.0] = 010)	Example: $V_{DD} - V_{SSA} = 5V$		1.5		
V _{REF}	Voltage threshold (VR [2:0] = 011)	VR [2:0] = 011	01	V _{DD} *0.3	16	V
	voltago amoshola (viv [2.0] = 011)	Example: $V_{DD} - V_{SSA} = 5V$	<u> </u>	1.5		
	Voltage threshold (VR [2:0] = 100)	VR [2:0] = 100		V _{DD} *0.4		-
	([]	Example: $V_{D'J} - \frac{V_{SSA}}{= 5V}$	20	2.0		
_	Voltage threshold (VR [2:0] = 101)	VR [2:0] = 1(1		V _{DD} *0.5		
				2.5		
	Voltage threshold (VR [2:0] = 110)			V _{DD} *0.7		
		Example: $V_{DD} - V_{SSA} = 5V$		3.5		
REF/VREF	Tolerance on V _{RF}			2.5	10	%
	Voltage threshold (VR [2:0] = 101) Voltage threshold (VR [2:0] = 17) Tolerance on V _{RE} . wise specified, ypical data are based or dare not texted	VR [2.0] = 1(1 Exam _p :a: V _{DD} - V _{SSA} = 5V VR [2:0] = 110 Example: V _{DD} - V _{SSA} = 5V	They are g	V _{DD} *0.5 2.5 V _{DD} *0.7 3.5 2.5		

^{1.} Unless otherwise specified, <code>cypical</code> data are based on T_A = 25°C and V_{DD} - V_{SS} = 5V. They are given only as design guidelines and are notice, tect

12.12.2 Input stage (comparator + sampling)

Table 217. Input stage (comparator + sampling)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{IN}	Comparator input voltage range		V _{SSA} - 0.1		V _{DD} + 0.1	٧	
V _{offset}	Comparator offset error			5	40 ⁽¹⁾	mV	
I _{offset}	Input offset current				1	μΑ	
t _{propag}	Comparator propagation delay			35	100	ns	
t _{startup}	Start-up filter duration ⁽²⁾	Time waited before sampling when comparator is turned ON, that is, CKE = 1 or DAC = 1 (with f _{PERIPH} = 4 MHz)		3	cils	μs	
		Time needed to generate a capture in tachogenerator mode as soon as the MCI input toggles	4/f _{mtc}				
		Time needed to capture MTIM in MZREG (BEMF) when sampling during PWM signal OFF time as seen as MCO becomes ON	3 /f _{mtc} (see <i>Figure 151</i>)				
		Time needed to set rest the HST bit when sampling during NWM signal OFF time as soon as MCO becomes ON (BENT)	1/f	_{mtc} (see <i>Fig</i>	ure 151)		
	0109	Time recided to generate Z event (147.1.4 captured in MZREG) as soon as the comparator toggles (when sampling at f _{SCF})	1/f _{SCF} + 3/f _{mtc} (see <i>Figure 152</i>)				
t _{sampling}	Digital san.ກະເມີນ delay ⁽³⁾	Time needed to generate D event (MTIM captured in MDREG) as soon as the comparator toggles	1/f _{SCF} + 3/f _{mtc} (see <i>Figure 152</i>)				
osc	Ne Proo	Time needed to set/reset the HST bit when sampling during PWM signal ON time after a delay (DS > 0) as soon as MCO becomes ON	Delay programmed in DS bits (MCONF) + 1/f _{mtc} (see <i>Figure 153</i>)				
050	lete.	Time needed to generate Z event (MTIM in MZREG) when sampling during PWM signal ON time after a delay (DS > 0) as soon as MCO becomes ON	Delay programmed in DS bits (MCONF) + 3/f _{mtc} (see <i>Figure 153</i>)				
		Time needed to generate Z event (MTIM captured in MZREG) when sampling during PWM signal ON time at f _{SCF} after a delay (DS > 0)		programme DNF) + 1/f _S (see <i>Figure</i>		3	

The comparator accuracy is dependent of the environment. The offset value is given for a comparison done with all digital I/Os stable. Negative injection current on the I/Os close to the inputs may reduce the accuracy. In particular care must be taken to avoid switching on I/Os close to the inputs when the comparator is in use. This phenomenon is even more critical when a big external serial resistor is added on the inputs.



- 2. This filter is implemented to wait for comparator stabilization and avoid any wrong information during start-up.
- This delay represents the number of clock cycles needed to generate an event as soon as the comparator output or MCO outputs change.
 Example: In tachogenerator mode, this means that capture is performed on the 4th clock cycle after comparator commutation, that is, there is a variation of (1/f_{mtc}) or (1/f_{SCF}) depending on the case.

Figure 151. Example 1: waveforms for zero-crossing detection with sampling at the end of PWM off-time




Figure 152. Example 2: waveforms for zoro-crossing detection with sampling at f_{SCF}




Figure 153. Example 3: Waveforms for zero-crossing detection with sampling after a delay during PWM on-time




Figure 154. Example 4: Waveforms for zero-crossing detection with sampling after a delay at f_{SCF}





Figure 155. Example 5: Waveforms for sensor HST update timing diagram for a newly selected phase input



12.12.3 Input stage (current feedback comparator and sampling)

Table 218. Input stage (current feedback comparator and sampling)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
V _{IN}	Comparator input voltage range		V _{SSA} - 0.1		V _{DD} + 0.1	٧			
V _{offset}	Comparator offset error			5	40 ⁽¹⁾	mV			
I _{offset}	Input offset current				1	μA			
t _{propag}	Comparator propagation delay ⁽¹⁾			35	100	ns			
t _{startup}	Start-up filter duration ⁽²⁾	Time waited before sampling when comparator is turned ON, that is, CKE = 1 or DAC = 1 (with fperiph = 4 MHz)		3	ucils	μs			
		Time needed to turn OFF the MCOs when comparator output rises (CFF = 0)	¹″ _{MTC} (see <i>Figure 156</i>)						
	(2)	Time between a comparator toggle (current loop event) and bit CL becoming set (CFF = 0)	2/f _{MTC} (see <i>Figure 156</i>)						
^t sampling	Digital sampling delay ⁽³⁾	Time needed to turn OFF the MCOs when comparator output i ses (CFF = x)	(1 + x) * (4/f _{PERIPH}) + (3/f _{mtc}) (see <i>Figure 157</i>)						
	~ Oduc	Time between a comparator toggle (current loop event) and bit CL becoming set (CFF = x)	(1 + x) * (4/f _{PERIPH}) + (1/f _{mtc}) (see <i>Figure 157</i>)						

^{1.} The comparator acc urgcy depends on the environment. In particular, the following cases may reduce the accuracy of the Comparator and must be avoided:

Negative injection current on the I/Os close to the comparator inputs

Switching on I/Os close to the comparator inputs

Negative injection current on not used comparator input (MCCFI0 or MCCFI1)

Switching with a high dV/dt on not used comparator input (MCCFI0 or MCCFI1)
These phenomena are even more critical when a big external serial resistor is added on the inputs.

^{1.} This filter is implemented to wait for comparator stabilization and avoid any wrong information during start-up.

This delay represents the number of clock cycles needed to generate an event as soon as the comparator output changes. **Example:** When CFF = 0 (detection is based on a single detection), MCO outputs are turned OFF at the 4th clock cycle after comparator commutation, that is, there is a variation of $(1 / f_{mtc})$ or $(4/f_{PERIPH})$ depending on the case.

Figure 156. Example 1: Waveforms for overcurrent detection with current feedback filter OFF





Figure 157. Example 2: Waveforms for overcurrent detection with current feedback filter ON)



1. CFF = 001 => 2 consecutive samples are needed to validate the overcurrent event.

12.13 Operational amplifier characteristics

Subject to general operating conditions for f_{OSC}, and T_A unless otherwise specified.

(T_A = -40 to +125 $^{\rm o}$ C, V_{DD} - V_{SSA} = 4.5 to 5.5V unless otherwise specified)

Table 219. Operational amplifier characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
R_L	Resistive load (max 500µA @ 5V)		10			kΩ	
C _L	Capacitive load at V _{OUT} pin				150	pF	
V _{CMIR}	Common mode input range		V_{SSA}		V _{DD} /2	٧	
V _{io}	Input offset voltage (+ or -) ⁽¹⁾	After calibration, V _{IC} =1V		2.5	10 ^(?)	m V	
		With respect to temperature		111	۹ j ⁽³⁾	μV/°C	
ΔV_{io}	Input offset voltage drift from the calibrated voltage, temperature conditions	With respect to common mode input	240	0	1 ⁽³⁾	mV/V	
		With respect to supply			3.1 ⁽³⁾	21	
CMR	Common mode rejection ratio	HIGHGAIN = 0 @ 100 kHz		74	O.	dB	
SVR	Supply voltage rejection ratio	@ 100 kHz	50 ⁽⁴⁾	65		uБ	
A _{vd}	Voltage gain	$R_L = 10k\Omega$	$(1.5)^{(4)}$	12		V/mV	
V _{SAT_OH}	High level output saturation voltage (V _{DD} - V _{OUT})	$R_{h} = 10k\Omega$		60	90 ⁽⁴⁾	mV	
V _{SAT_OL}	Low level output saturation voltage	5 1002		30	90.7	IIIV	
GBP	Gain bandwidth product	HIGHGAIN = 0	2 ⁽⁴⁾	4	6 ⁽⁴⁾	MHz	
GBF	Gairi bandwidin product	HIGHGAIN = 1	7 ⁽⁴⁾	11	15 ⁽⁴⁾	IVII IZ	
SR ⁺	Slew rate while rising	HIGHGAIN = 0 $(A_{VCL} = 1, R_L = 10kΩ$ $C_L = 150pF, V_i = 1.75V to 2.75V)^{(5)}$	1 ⁽⁴⁾	2		V/µs	
SR	Siew rate while falling	HIGHGAIN = 0 $(A_{VCL} = 1, R_L = 10kΩ$ $C_L = 150pF, V_i = 1.75V to 2.75V)^{(5)}$	2.5 ⁽⁴⁾	7.5		ν/μ5	
dm	Phase margin	HIGHGAIN = 0		73		degrees	
Φm	Phase margin	HIGHGAIN = 1		75	degree		
T _{wakeup}	Wake-up time for the op-amp from off state		0.8 ⁽⁶⁾		1.6 ⁽⁶⁾	μs	

^{1.} After offset compensation has been performed.

^{2.} The amplifier accuracy is dependent on the environment. The offset value is given for a measurement done with all digital I/Os stable. Negative injection current on the I/Os close to the inputs may reduce the accuracy. In particular care must be taken to avoid switching on I/Os close to the inputs when the op-amp is in use. This phenomenon is even more critical when a big external serial resistor is added on the inputs.

^{3.} The data are provided from simulations (not tested in production) to guide the user when re-calibration is needed.

^{4.} Data based on characterization results, not tested in production.

^{5.} A_{VCL} = closed loop gain.

^{6.} The data are provided from simulations (not tested in production).

12.14 10-bit ADC characteristics

Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

Table 220. 10-bit ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{AREF}	Analog reference voltage		3		V_{DD}	V
f _{ADC}	ADC clock frequency				4	MHz
V _{AIN}	Conversion voltage range ⁽¹⁾		V _{SSA}		V _{AREF}	V
_	Input leakage current for analog input				±1	
l _{lkg}	Negative input leakage current on analog pins	V _{IN} < V _{SS,} I _{IN} < 400μA on adjacent analog pin		5	©) NA
R _{AIN}	External input impedance				see	kΩ
C _{AIN}	External capacitor on analog input			570	Figure 158 and	pF
f _{AIN}	Variation freq. of analog input signal		40		Figure 159 (2)(3)(4)	Hz
C _{ADC}	Internal sample and hold capacitor		0	6	2.0	pF
	Conversion time (sample+hold)	f _{CPU} = 8 MHz,		3.5		μs
	Sample capacitor loading timeHold conversion time	f _{ADC} = 4 'vir'.7, ADSTS Lit in MCCBCR register = 0	4 10			1/f _{ADC}
t _{ADC}	Conversion time (sample+hold)	1 f _{CP(J} = 8 MHz,		6.5		μs
	- Sample capacitor loading ame - Hold conversion time	ADC = 4 MHz, ADSTS bit in MCCBCR register = 1			1/f _{ADC}	
R _{AREF}	Analog reference input resistor			11		kΩ


^{1.} When V_{SSA} pins are not available on the pinout, the ADC refer to V_{SS}.

Any added ax(artial serial resistor downgrades the ADC accuracy (especially for resistance greater than 10kΩ). Data based on characterization results, not tested in production.

^{3.} $C_{PA|X_{A}S_{1}T|C}$:epresents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (3pF). A high $C_{PARASITIC}$ value downgrades conversion accuracy. To remedy this, f_{ADC} should be reduced.


This graph shows that depending on the input signal variation (f_{AIN}), C_{AIN} can be increased for stabilization time and decreased to allow the use of a larger serial resistor (R_{AIN}).

Figure 158. R_{AIN} max. vs f_{ADC} with $C_{AIN} = 0$ pF



 $C_{\text{PARASITIC}}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (3pF). A high $C_{\text{PARASITIC}}$ value downgrades conversion accuracy. To i emocky this, f_{ADC} should be reduced.

Figure 159. Recommended CAIN and RAIN values



This graph sinch we that depending on the input signal variation (f_{AIN}), C_{AIN} can be increased for stabilization time and occreased to allow the use of a larger serial resistor (R_{AIN}).




Figure 160. Typical application with ADC

12.14.1 Analog power supply and reference pins

Depending on the MCU pin count, the package may feature separate V_{AREF} and V_{SSA} analog power supply pins. These pins supply nower to the A/D converter cell and function as the high and low reference voltages for the conversion. In some packages, V_{AREF} and V_{SSA} pins are not available (refer to Section 2: Pin description on page 21). In this case the analog supply and reference pads are internally bonded to the V_{DD} and V_{SS} pins.

Separation of the digital and analog power pins allow board designers to improve A/D performance. Conversion accuracy can be impacted by voltage drops and noise in the event of heavily loaded or badly decoupled power supply lines (see Section 12.14.2: General PCB design guidelines on page 349).

12.14.2 General PCB design guidelines

To obtain best results, some general design and layout rules should be followed when assigning the application PCB to shield the noise-sensitive, analog physical interface from noise-generating CMOS logic signals.

- Use separate digital and analog planes. The analog ground plane should be connected to the digital ground plane via a single point on the PCB.
- Filter power to the analog power planes. It is recommended to connect capacitors, with good high frequency characteristics, between the power and ground lines, placing 0.1μF and optionally, if needed 10pF capacitors as close as possible to the ST7 power supply pins and a 1 to 10μF capacitor close to the power source (see *Figure 161*).
- The analog and digital power supplies should be connected in a star network. Do not use a resistor, as V_{AREF} is used as a reference voltage by the A/D converter and any resistance would cause a voltage drop and a loss of accuracy.
- Properly place components and route the signal traces on the PCB to shield the analog inputs. Analog signals paths should run over the analog ground plane and be as short as possible. Isolate analog signals from digital signals that may switch while the analog inputs are being sampled by the A/D converter. Do not toggle digital outputs on the same I/O port as the A/D input being converted.

ST7MC1K2-Auto 10pF 1 to 10µF (if needed) $0.1 \mu F$ ST7MC1K6-Auto ST7MC2S4-Auto ST7MC2S6-Auto V_{SS} digital noise filtering V_{DD} Power 10pF supply 0.1µF VAREF (if needed) source External noise filtering

Figure 161. Power supply filtering

ADC accuracy with $V_{DD} = 5.0V$


Table 221. ADC accuracy with $V_{DD} = 5.0V$

	and the decimal population									
Symbol	Parameter	Canditions	Тур	Max ⁽¹⁾	Unit					
E _T	Total unadjusted error ⁽²⁾	202	4							
E _O	Offset error ⁽²⁾	0, 40,	2.5	4						
E _G	Gain error ⁽²⁾	V_{AREF} = 3.0V to 5.0V, f_{CPU} = 8 MHz, f_{ADC} = 4 MHz, R_{AIN} < 10k Ω	2	4	LSB					
E _D	Differential linearit / errc r(-')	ADC , AIN . TELES	2	4.5						
E _L	Integral linearity error ⁽²⁾	002	2	4.5						

Data based on the racierization results, monitored in production to guarantee 99.73% within ± max value from -40°C to 125° C (± 3σ distribution limits).

ar cu ...unv. rsion. pins is spec wi hin the lir does not affe ADC ar curacy vs. Negative injection current: Injecting negative current may reduce the accuracy of the conv. rsion being performed on another analog input. The effect of negative injection current on analog pins is specified in Section 12.14: 10-bit ADC characteristics on page 347. Any positive injection current within the limits specified for $I_{\text{INJ(PIN)}}$ and $\Sigma I_{\text{INJ(PIN)}}$ in Section 12.8: I/O port pin characteristics on page 329 does not affect the ADC accuracy.

Figure 162. ADC accuracy characteristics



- ADC accuracy vs. Negative injection current: For I_{INJ} = 0.8mA, the typical leakage induced inside the die is 1.6μA and the official on the ADC accuracy is a loss of 4 LSB for each 10KΩ increase of the external analog source impedance. This effection the ADC accuracy has been observed under worst-case conditions for injection:
 - negative injection
 - injection to an input with analog capability, adjacent to the charled analog input
 - at 5V V_{DD} supply, and worst case temperature.
- 2. Data based on characterization results with $T_A = 25$ °C.
- er the whole to 3. Data based on characterization results over the whole temperature range, monitored in production.

13 **Package characteristics**

ECOPACK[®] 13.1

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

13.2 LQFP packages

obsolete Producits) Obsolete Producits) The following pages contain the package drawings and mechanical data as well as the thermal characteristics and soldering information for the 44- and 32-pin LarP packages.

577

13.2.1 LQFP44 package

Figure 163. 44-pin low profile quad flat package outline




Table 222. 44-pin low profile quad flat package mechanical data

	Dimension		mm	105	0,	inches ⁽¹⁾				
	Dimension	Minimum	Typical	Maximum	Minimum	Typical	Maximum			
	А			1.60	0		0.063			
	A1	0.05	(3)	0.15	0.002		0.006			
	A2	1.3.5	1.40	1.45	0.053	0.055	0.057			
	b	(.30	0.37	0.45	0.012	0.015	0.018			
	()()	0.09	5	0.20	0.004	0.000	0.008			
	D		12.00			0.472				
76	D1	70	10.00			0.394				
601	E		12.00			0.472				
003	E1		10.00			0.394				
	е		0.80			0.031				
	θ	0°	3.5°	7°	0°	3.5°	7°			
-1050	L	0.45	0.60	0.75	0.018	0.024	0.030			
Oh	L1		1.00			0.039				
		Number of pins								
	N	_	·	4	4					

^{1.} Values in inches are converted from mm and rounded to 3 decimal digits.

13.2.2 LQFP32 package

Figure 164. 32-pin low profile quad flat packag outline




Table 223. 32-pin low profile quad flat package mechanical data

		<u> </u>	mm	10S	O,	inches ⁽¹⁾	
	Dimension	Minimum	Typical	Maximum	Minimum	Typical	Maximum
	А			1.60	0		0.063
	A1	0.05	(3)	0.15	0.002		0.006
	A2	1.35	1.40	1.45	0.053	0.055	0.057
	b	().30	0.37	0.45	0.012	0.015	0.018
	()()	0.09	(5)	0.20	0.004		0.008
	D	(C)	9.00			0.354	
16	D1	70,	7.00			0.276	
601	E	00'	9.00			0.354	
002	E1		7.00			0.276	
0.	е		0.80			0.031	
	θ	0°	3.5°	7°	0°	3.5°	7°
-1050	L	0.45	0.60	0.75	0.018	0.024	0.030
O_{λ}	L1		1.00			0.039	
				Number	of pins		
	N			3	2		

^{1.} Values in inches are converted from mm and rounded to 3 decimal digits.

13.2.3 Thermal characteristics

Table 224. Thermal characteristics

Symbol	Ratings	Value	Unit
R _{thJA}	Package thermal resistance (junction to ambient): - LQFP44 10x10 - LQFP32 7x7	68 80	°C/W
T _{Jmax}	Maximum junction temperature ⁽¹⁾	150	°C
P _{Dmax}	Power dissipation ⁽²⁾	500	mW

^{1.} The maximum chip-junction temperature is based on technology characteristics.

13.2.4 Soldering information

In accordance with the RoHS European directive, all STMicrc of ectionics packages have been converted to lead-free technology, named ECOPACK®.

- ECOPACK® packages are qualified according to the JEDEC STD-020C compliant soldering profile.
- Detailed information on the STMicroelectronics ECOPACK® transition program is available on www.st.com/stonline/ieaclfree/, with specific technical application notes covering the main technical aspents related to lead-free conversion (AN2033, AN2034, AN2035, AN2036).

Forward compatibility

ECOPACK® LQFP packages are fully compatible with Lead (Pb) containing soldering process (see application note AN2034)

Table 225. Coldering compatibility (wave and reflow soldering process)

	Package	Plating material devices	Pb solder paste	Pb-free solder past
123	FP 32	NiPdAu (Nickel-Palladium-Gold)	Vaa	Yes ⁽¹⁾
L	_QFP 44	Sn (pure Tin)	Yes	Yes
	compatible wit	ust verify that the Pb-package maximum te th their Lead-free soldering process.	imperature (mentioned of	Title lilller box label) is
16				

The maximum power dissipation is obtained from the formula $P_D = (T_J - T_A)/R_{thJA}$. The power dissipation of an application can be defined by the user with the formula: $P_D = P_{INT} + P_{PORT}$ where P_{INT} is the chiral power ($I_{DD} \times V_{DD}$) and P_{PORT} is the port power dissipation depending on the ports use in the application.

ST7MCxxx-Auto device configuration and ordering 14 information

Each device is available for production in ROM versions and in user programmable versions (Flash) as well as in factory coded versions (FASTROM). ST7MC1K2-Auto and ST7MC2S4-Auto are ROM devices. ST7PMC1K2-Auto, ST7PMC2S4-Auto, ST7PMC1K6-Auto, and ST7PMC2S6-Auto devices are factory advanced service technique ROM (FASTROM) versions: They are programmed Flash devices.

ST7FMC1K2-Auto, ST7FMC1K6-Auto, ST7FMC2S4-Auto, and ST7FMC2S6-Auto Flash devices are shipped to customers with a default content (FFh), while ROM/FASTROM factory coded parts contain the code supplied by the customer. This implies that Flash devices have to be configured by the customer using the option bytes while the ROM devices are factory-configured.

14.1 Flash option bytes

Table 226. Flash option bytes

using in	asing the option bytes while the ROM devices are factory-configured.															
14.1	F	Flasi	n op	tion	byte	es							21	JC		
Table 2	Table 226. Flash option bytes															
Static option byte 0						Sta\'c option byte 1)					
	7	6	5	4	3	2	1	0	7	۶	5	4	3	2	1	0
	WI	DG	SEL	V	D	TC	DIV2	۳_ -	C	rKG		25	0	d	MC	co
	Halt	SW	CKSEL	1	0	RSTC	DIVZ	F'AP	2	1	0	,	eserve	u	1	0
Default value	1	1	1	1	1	1	1	1	1	10	1	1	1	1	1	1

The option bytes allow the hardware configuration of the microcontroller to be selected. They have no address in the memory map and can be accessed only in programming mode (for example using a standard ST7 programming (oo'). The default content of the Flash is fixed to FFh. This means that all the options have '1' as their cefault value.

Table 227. Option byte 0

Bit	Name	Function
OPT7	WDG HALT	Watchdog and Halt mode This option bit determines if a reset is generated when entering Halt mode while the Watchdog is active. 0: No reset generation when entering Halt mode 1: Reset generation when entering Halt mode
OPT6	WDG SW	Hardware or software watchdog This option bit selects the watchdog type. 0: Hardware (watchdog always enabled) 1: Software (watchdog to be enabled by software)
OPT5	CKSEL	Clock source selection. 0: PLL clock selected ⁽¹⁾ 1: Oscillator clock selected

Table 227. Option byte 0 (continued)

Bit	Name	Function
OPT4:3	VD[1:0]	Voltage detection These option bits enable the voltage detection block (LVD, and AVD): 00: Selected low voltage detector = LVD and AVD on 01: Selected low voltage detector = LVD on and AVD off 10: Selected low voltage detector = LVD and AVD off 11: Selected low voltage detector = LVD and AVD off
OPT2	RSTC	Reset clock cycle selection This option bit selects the number of CPU cycles applied during the reset phase and when exiting Halt mode. For resonator oscillators, it is advised to select 4096 due to the long crystal stabilization time. 0: Reset phase with 4096 CPU cycles 1: Reset phase with 256 CPU cycles Note: When the PLL clock is selected (CKSEL = 0), the reset clock cycle selection is forced to 4096 CPU cycles.
OPT1	DIV2	Divider by 2 1: DIV2 divider disabled with OSC1 (or OSCIN) = 8 N/H-2 0: DIV2 divider enabled (in order to have 8 MHz required for the PLL with OSC1 (or OSCIN) = 16 MHz))
OPT0	FMP_R	Flash memory read-out protection Readout protection, when selected provides a protection against program memory content extraction and against write access to Flash memory. This protection is based on a read/write protection of the memory in test modes and ICP mode. Erasing the option bytes when the FMP_R option is selected causes the whole user memory to be erased first and the device can be reprogrammed. Refer to the ST7 Flash Programming Refer or ce Manual and Section 4.3.1: Read-out protection on page 34 for more details. 0: Pead-out protection enabled 1: 'Kead out protection disabled

^{1.} Even if PLL clock is a sector, a clock signal must always be present (refer to Figure 9: Clock, reset and supply block diagram on page 43).

Table 228. Option byte 1

Bit	Name	Function				
OPT7:5	PKG[2:0]	Package selection These option bits are used to select the device package: 000: Selected package = LQFP32 001: Selected package = LQFP44 011: Reserved 1xx: Reserved				
OPT4:2	-	Reserved				
OPT1:0	МСО	Motor control output options MCO port under reset: 00: Motor control output = HiZ 01: Motor control output = Low 10: Motor control output = High 11: Motor control output = HiZ				

14.2 Device ordering information and transfer of customer code

The FASTROM or ROM contents are to be sent on diskette, or by electronic means, with the hexadecimal file in .S19 format generated by the development tool. All unused bytes must be set to FFh.

The selected options are communicated to STMicroelectronics using the correctly completed option list appended.

Refer to application note AN1635 for information on the counter listing returned by ST after code has been transferred.

The STMicroelectronics sales organization provides detailed information on contractual points.

Table 229. Supported part numbers

	Part number	Program memory (bytes)	RAM (bytes)	Temp. range	rackage	
	ST7FMC1K2TC	8K Flash	384	900	LQFP32	
	ST7FMC1K6TC	32K Flash	1024		LQFF32	
	ST7FMC2S4TC	16K Flash	768	C\	LQFP44	
	ST7FMC2S6TC	32K Flash	1024	4010	LQFF44	
	ST7MC1K2TC/xxx ⁽¹⁾	8K ROM	384	-40°C +125°C	LQFP32	
	ST7MC2S4TC/xxx ⁽¹⁾	16K ROM	768	-40 C +125 C	LQFP44	
	ST7PMC1K2TC/xxx ⁽¹⁾	8K FASTROM	384		LQFP32	
	ST7PMC1K6TC/xxx ⁽¹⁾	32K FASTROM	1024		LQFF32	
	ST7PMC2S4TC/xxx ⁽¹⁾	16K FASTROM	768		LQFP44	
	ST7PMC2S6TC/xxx ⁽¹⁾ 32K FASTROM 1024					
/xxx stands for he Rom or FASTROM code assigned by STMicrolectronics.						

^{1. /}xxx stands for he ROM or FASTROM code assigned by STMicrolectronics.

577

	ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, and ST7MC2S6-Auto microcontroller option list				
	(Last update: June 2006)				
	Customer:Address:				
		ROM code:			
	The ROM or FASTROM/F	ROM code name is assigne		nnot be processed.	
	Device Type/Memory Size/Package (check only one option):				
	ROM	8K 	16K 	32K 	
	LQFP32: LQFP44: 	[]ST7MC1K2	[] ST7MC2S4	- 15)	
	FASTROM	8K	16K	32K	
	LQFP32: LQFP44: 	[] ST7PMC1K2	[]ST7PMC2S4	[] ST7PMC 'K6 [] ST7I 'MC 256	
	Conditioning for LQFP pa	ckage (check only one opti	* (2	, Cile	
	Temperature range:	[] Tape and Reel [] A (-40°C to +85°C) [] C (-40°C to +125°C)	[] Tray	21000	
	Special marking:	[] No	(1) es "	" (10 char. max)	
	Authorized characters are	e letters, digits, '.', '-', '/' a.d	spaces only.		
	MCO (motor control outputstate under reset) DIV2 CKSEL Watchdog selection Halt when watchdog on Readout protection LVD reset	It [] Fliz [] D sabled [] Oscillator clock [] Software activation [] Reset [] Disabled [] Disabled [] Disabled	[] Low [] Enabled [] PLL clock [] Hardware activation [] No reset [] Enabled [] Enabled	[] high	
	AVP int int (if L\'P enabled) Reset delay	[] Disabled [] 256 cycles	[] Enabled [] 4096 cycles		
	Supply operating range in	the application:			
	Notes	7			
0050	Date		Signature		
10	10				
Obsole					
O.					

477

14.3 Development tools

Development tools for the ST7 microcontrollers include a complete range of hardware systems and software tools from STMicroelectronics and third-party tool suppliers. The range of tools includes solutions to help you evaluate microcontroller peripherals, develop and debug your application, and program your microcontrollers.

14.3.1 Starter kits

ST offers complete, affordable **starter kits** and full-featured that allow you to evaluate microcontroller features and quickly start developing ST7 applications. Starter kits are complete hardware/software tool packages that include features and samples to help you quickly start developing your application.

14.3.2 Development and debugging tools

Application development for ST7 is supported by fully optimizing **C con.vilers** and the **ST7** assembler-linker toolchain, which are all seamlessly integrated in the ST7 integrated development environments in order to facilitate the debugging contrine-tuning of your application. The Cosmic C Compiler is available in a free version that outputs up to 16K of code.

The range of hardware tools includes full-featured \$77-EMU2B series emulators and the low-cost RLink in-circuit debugger/programmer. These tools are supported by the ST7 toolset from STMicroelectronics, which includes the STVD7 integrated development environment (IDE) with high-level language cebugger, editor, project manager and integrated programming interface.

14.3.3 Programming tools

During the development cycle, the **ST7-EMU3 series emulators** and the **RLink** provide incircuit programming capability for programming the Flash microcontroller on your application board.

ST also provides a low-cost dedicated in-circuit programmer, the **ST7-STICK**, as well as **ST7 socket boards** which provide all the sockets required for programming any of the devices in a specific ST7 sub-family on a platform that can be used with any tool with incircuit programming capability for ST7.

For production programming of ST7 devices, ST's third-party tool partners also provide a complete range of gang and automated programming solutions, which are ready to integrate into your production environment.

577

المحماد

14.3.4 Development tool order codes for the ST7MCxxx-Auto family

Table 230. Development tool order codes for the ST7MCxxx-Auto family

MCU	Starter kit	Emulator	Programming tool	
ST7MC1K2-Auto ST7MC1K6-Auto	ST7MC1K2-Auto, ST7MC1K6-Auto,		ST7-STICK ⁽¹⁾⁽²⁾	
ST7MC2S4-Auto ST7MC2S6-Auto	ST7MC2S4-Auto, ST7MC2S6-Auto, -KIT/BLDC	ST7MDT50-EMU3	STX-RLINK ⁽³⁾	

- 1. Add suffix /EU, /UK or /US for the power supply for your region
- 2. Parallel port connection to PC
- 3. RLink with ST7 tool set

14.3.5 Package/socket footprint proposal

Table 231. Suggested list of socket types

Package/probe	Soci	ket Reference	Emu	lator Adapter			
LQFP32 7x7	IRONWOOD	SF-QFE32SA-L-01	IRDNWOOD	SK-UGA06/32A-01			
LQFP44 10x10 YAMAICH		IC149-044-*52-`5	YAMAICHI	ICP-044-5			
Known limitations							
Flash/FASTROM devices only							

Known limitations 15

15.1 Flash/FASTROM devices only

Two temperature versions are available with different limitations (see *Table 232*).

Table 232. Temperature version limitaions for Flash and FASTROM devices

	Part number	Limitation		
Obsole	ST7FMC1K6TCE	Limitation corresponding to temporature version C		
	ST7FMC2S6TCE	Limitation corresponding to temperature version C		
	ST7FMC1K2TCE	Limitation corresponding to temporature version A		
	ST7FMC2S4TCE	Limitation corresponding to temperature version A		
263	Clearing active int	orrupts outside interrupt routine		
15.2 Clearing active interrupts outside interrupt routine				

Clearing active interrupts outside interrupt routine

When an active interrupt request occurs at the same time as the related flag or interrupt mask is being cleared, the CC register may be corrupted.

Concurrent interrupt context

The symptom does not occur when the interrupts are handled normally, that is, when:

- The interrupt request is cleared (flag reset or interrupt mask) within its own interrupt routine
- The interrupt request is cleared (flag reset or interrupt mask) within any interrupt routine
- The interrupt request is cleared (flag reset or interrupt mask) in any part of the code while this interrupt is disabled

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

Perform SIM and RIM operation before and after resetting an active interrupt request

Example:

SIM

Reset flag or interrupt mask

RIM

Nested interrupt context

The symptom does not occur when the interrupts are trandled normally, that is, when:

- The interrupt request is cleared (flag reset or interrupt mask) within its own interrupt routine.
- The interrupt request is cleared flag reset or interrupt mask) within any interrupt routine with higher or identical priority level.
- The interrupt request is cleared (flag reset or interrupt mask) in any part of the code while this interrupt is disabled.

If these conditions are not met, the symptom can be avoided by implementing the following sequence:

Push CC

Si.Vi

Reset flag or interrupt mask

Pop CC

15.3 TIMD set simultaneously with OC interrupt

If the 16-bit timer is disabled at the same time as the output compare event occurs then the output compare flag gets locked and cannot be cleared before the timer is enabled again.

15.3.1 Impact on the application

If the output compare interrupt is enabled, then the output compare flag cannot be cleared in the timer interrupt routine. Consequently the interrupt service routine is called repeatedly and the application gets stuck which causes the watchdog reset if enabled by the application.

roduci

15.3.2 Workaround

Disable the timer interrupt before disabling the timer. While enabling, first enable the timer, then enable the timer interrupts.

Perform the following to disable the timer

- TACR1 = 0x00h; // Disable the compare interrupt.
- TACSR | = 0x40; // Disable the timer.

Perform the following to enable the timer again

- TACSR & = $\sim 0x40$; // Enable the timer.
- TACR1 = 0x40; // Enable the compare interrupt.

15.4 LINSCI limitations

15.4.1 LINSCI wrong break duration

SCI mode

A single break character is sent by setting and resetting the SBK bit in the SCICR2 register. In some cases, the break character may have a longer duration than expected:

- 20 bits instead of 10 bits if M = 0
- 22 bits instead of 11 bits if M = 1.

In the same way, as long as the SBK bit is set, break characters are sent to the TDO pin. This may lead to generate one break more than expected.

Occurrence

The occurrence of the problem is random and proportional to the baudrate. With a transmit frequency of 19200 baud (f_{CPU} = 8 MHz and SCIBRR = 0xC9), the wrong break duration occurrence is 3.20 and 1%.

Work-round

If this wrong duration is not compliant with the communication protocol in the application, software can request that an Idle line be generated before the break character. In this case, the break duration is always correct assuming the application is not doing anything between the idle and the break. This can be ensured by temporarily disabling interrupts.

The exact sequence is:

- Disable interrupts
- Reset and set TE (IDLE request)
- Set and reset SBK (break request)
- Re-enable interrupts

LIN mode

If the LINE bit in the SCICR3 is set and the M bit in the SCICR1 register is reset, the LINSCI is in LIN master mode. A single break character is sent by setting and resetting the SBK bit in the SCICR2 register. In some cases, the break character may have a longer duration than expected:

• 24 bits instead of 13 bits

Occurrence

The occurrence of the problem is random and proportional to the baudrate. With a transmit frequency of 19200 baud ($f_{CPU} = 8 \text{ MHz}$ and SCIBRR = 0xC9), the wrong break duration occurrence is around 1%.

Analysis

The LIN protocol specifies a minimum of 13 bits for the break duration, but there is no maximum value. Nevertheless, the maximum length of the header is specified as $(14 + 10 + 10 + 1) \times 1.4 = 49$ bits. This is composed of:

- The synch break field (14 bits).
- The synch field (10 bits).
- the identifier field (10 bits).

Every LIN frame starts with a break character. Adding an idle character increases the length of each header by 10 bits. When the problem occurs, the header length is increased by 11 bits and becomes ((14 + 11) + 10 + 10 + 1) = 45 bits.

To conclude, the problem is not always critical for LIN communication in the software keeps the time between the sync field and the ID smaller than 4 bits, that is, 208µs at 19200 baud.

Workaround

The workaround is the same as for SCI mode but considering the low probability of occurrence (1%), it may be preferable to keep the break generation sequence as it is.

15.4.2 Header time-out does not prevent wake-up from mute mode

Normally, when LINSCI is configured in LIN slave mode, if a header time-out occurs during a LIN header reception (that is, header length > 57 bits), the LIN Header Error bit (LHE) is set, an interrupt occurs to inform the application but the LINSCI should stay in mute mode, waiting for the next header reception.

Problem description

The L!NsC! sampling period is Tbit/16. If a LIN Header time-out occurs between the 9th and the 15th sample of the Identifier Field Stop Bit (refer to *Figure 165*), the LINSCI wakes up from mute mode. Nevertheless, LHE is set and LIN header detection flag (LHDF) is kept cleared.

In addition, if LHE is reset by software before this 15th sample (by accessing the SCISR register and reading the SCIDR register in the LINSCI interrupt routine), the LINSCI generates another LINSCI interrupt (due to the RDRF flag setting).

5

LIN synch LIN synch field

Theader

ID field STOP bit

Active mode is set (RWU is cleared)

RDFF 'lag is set

Figure 165. Header reception event sequence

Impact on application

Software may execute the interrupt routine twice after header recognism.

Moreover, in reception mode, as the receiver is no longer in mute mode, an interrupt is generated on each data byte reception.

Workaround

The problem can be detected in the LINSCi interrupt routine. In case of timeout error (LHE is set and LHLR is loaded with 00h), he cotware can check the RWU bit in the SCICR2 register. If RWU is cleared, it can be set by software. Refer to *Figure 166*. Workaround is shown in bold characters.

Figure 166. LINSCI interrupt routine

```
@interrupt vo.a L.NsCI IT ( void ) /* LINSCI interrupt routine */
                             cieci ilags */
                          aclsk buffer = SCISR;
                          SCILR buffer = SCIDR;
Obsolete F
                          if ( SCISR_buffer & LHE )/* header error ? */
                               if (!LHLR)/* header time-out? */
                                     if ( !(SCICR2 & RWU) )/* active mode ? */
                                             asm("sim");/* disable interrupts */
                                            SCISR;
                                            SCIDR;/* Clear RDRF flag */
                                            SCICR2 |= RWU; /* set mute mode */
                                            SCISR;
                                            SCIDR; /* Clear RDRF flag */
                                            SCICR2 |= RWU; /* set mute mode */
                                            asm("rim");/* enable interrupts */
                                     }
                     }
                                                                      Example using cosmic compiler syntax
```

15.5 Missing detection of BLDC 'Z event'

For a BLDC drive, the deadtime generator is enabled through the MDTG register (PCN = 0 and DTE = 1). If the duty cycle of the PWM signal generated to drive the motor is lower than the programmed deadtime, the Z event sampling is missing.

Workaround

The complementary PWM must be disabled by resetting the DTE bit in the MDTG register (see *Deadtime generator register (MDTG) on page 280*).

As the current in the motor is very low in this case, the MOSFET body diode can be used.

15.6 Reset value of unavailable pins

On rev. A silicon versions, some ports (ports A, C and E) have fewer than eight pins. The bits associated to the unavailable pins must always be kept at reset state.

15.7 Maximum values of AVD thresholds

On rev. A silicon versions, the maximum values of AVD it resholds are not tested in production.

15.8 External interrupt missed

To avoid any risk if generating a parasitic interrupt, the edge detector is automatically disabled for one clock cycle during an access to either DDR and OR. Any input signal edge during this period is not detected and an interrupt is not generated.

This case can typically occur if the application refreshes the port configuration registers at intervals during runtime.

Workero and

The workaround is based on software checking the level on the interrupt pin before and after whiling to the PxOR or PxDDR registers. If there is a level change (depending on the sensitivity programmed for this pin) the interrupt routine is invoked using the call instruction with three extra push instructions before executing the interrupt routine (this is to make the call compatible with the IRET instruction at the end of the interrupt service routine).

But detection of the level change does not make sure that edge occurs during the critical 1 cycle duration and the interrupt has been missed. This may lead to occurrence of same interrupt twice (one hardware and another with software call).

To avoid this, a semaphore is set to '1' before checking the level change. The semaphore is changed to level '0' inside the interrupt routine. When a level change is detected, the semaphore status is checked and if it is '1' this means that the last interrupt has been missed. In this case, the interrupt routine is invoked with the call instruction.

There is another possible case, that is, if writing to PxOR or PxDDR is done with global interrupts disabled (interrupt mask bit set). In this case, the semaphore is changed to '1' when the level change is detected. Detecting a missed interrupt is done after the global interrupts are enabled (interrupt mask bit reset) and by checking the status of the

semaphore. If it is '1' this means that the last interrupt was missed and the interrupt routine is invoked with the call instruction.

To implement the workaround, the following software sequence is to be followed for writing into the PxOR/PxDDR registers. The example is for Port PF1 with falling edge interrupt sensitivity. The software sequence is given for both cases (global interrupt disabled/enabled).

Case 1: Writing to PxOR or PxDDR with global interrupts enabled:

```
LD A, #01
LD sema, A; set the semaphore to '1'
LD A, PFDR
AND A,#02
LD X,A; store the level before writing to PxOR/PxDDR
LD A, #$90
                                                     Onorigi
LD PFDDR, A; Write to PFDDR
LD A, #$ff
LD PFOR, A; Write to PFOR
LD A, PFDR
AND A, #02
LD Y,A; store the level after writing to PmOR/PxDDR
LD A, X; check for falling edge
cp A,#02
jrne OUT
TNZ Y
irne OUT
LD A, sema; check the semaphore status if
                                          edge is detected
CP A, #01
jrne OUT
call call routine;
                   call the interrupt routine
OUT:LD A, #00
LD sema, A
.call routine; entry to call routine
Push A
Puch X
ru.t. CC
ext1 rt; entry to interrupt routine
LD A, #00
LD sema, A
```

Case 2: Writing to PxOR or PxDDR with global interrupts disabled:

```
SIM; set the interrupt mask
LD A,PFDR
AND A,#$02
LD X,A; store the level before writing to PxOR/PxDDR
LD A,#$90
LD PFDDR,A; Write into PFDDR
LD A,#$ff
LD PFOR,A ; Write to PFOR
LD A,PFDR
AND A,#$02
LD Y,A; store the level after writing to PxOR/PxDDR
```

```
LD A, X; check for falling edge
                 cp A, #$02
                 jrne OUT
                TNZ Y
                 jrne OUT
                 LD A, #$01
                 LD sema, A; set the semaphore to '1' if edge is detected
                 RIM ; reset the interrupt mask
                 LD A, sema; check the semaphore status
                CP A, #$01
Obsolete Product(s) Obsolete Product(s)
Obsolete Product(s)
Obsolete Product(s)
                 jrne OUT
                call call routine; call the interrupt routine
```

16 Revision history

Table 233. Document revision history

	Date	Revision	Changes
			Initial release
			Principal differences between initial release of ST7MCxxx-Auto datasheet and ST7MCx, revision 11 dated 8 December 2006:
			Changed document title on page 1
			Changed root part numbers to ST7MC1K2-Auto, ST7MC1K6-Auto and ST7MC2S4-Auto, ST7MC2S6-Auto throughout document
			Removed all references to the SDIP32, LQFP80, and LQFP64 packages thoughout document
			Updated all references to LQFP44 and LQFP32 packaçes
			Updated memory and RAM throughout document to be specific to the ST7MC1K2-Auto, ST7MC1K6-Auto and ST7MC.2S4-Auto, ST7MC2S6-Auto devices.
			Updated temperatures ranges through איר document to include only versions A and C
			Removed all references relating to 'standard and industrial' from document
			Features on page 1: Changed number of I/0 ports from 60 to 34 and updated information on I/O ports and analog peripherals
			Table 1: De rice summary on page 19: Updated
			Added footnote to <i>Table 2: Device pin description on page 23</i> indicating that it is mandatory to connect all available V _{DD} and V _{DDA} pins to the sup, ly voltage and all V _{SS} and V _{SSA} pins to ground.
	12-Jul-2007	Rev 1	Cutput compare on page 111: Changed text of note 3 and removed compare register i latch signal from Figure 49: Output compare timing
	210	00.0	diagram, f _{TIMER} = f _{CPU} /4 on page 114 Section 13.2.4: Soldering information on page 355: Replaced ECOPACK TM with ECOPACK [®]
		A	Table 226 on page 356: Modified option byte 2
	40	1,10	Table 229 on page 358: Modified table for automotive versions only
7/6		10,0	Added Section 15.3: TIMD set simultaneously with OC interrupt on
	01)	page 362 on the limitations of the 16-bit timer
)	NO.		Minor content differences between initial release of ST7MCxxx-Auto datasheet and ST7MCx, revision 11 dated 8 December 2006:
7/6			Table 20: EICR register description on page 68: Updated ports to include only those found on the LQFP32 and LQFP44 packages
Sole			SCI control register 1 (SCICR1) on page 171: Changed description of bit 1 to reserved
			Examples of LDIV coding on page 177: Modified example 3
			Control register B (MCRB) on page 268 and Parity register (MPAR) on page 285: Added footnote pertaining to pre-load bits
			Table 209: General characteristics on page 329: Removed reference to PD7
			Table 220: 10-bit ADC characteristics on page 347: Amended explanation of the parameter I _{lkq}

Table 233. Document revision history

	Date	Revision	Changes
12	2-Jul-2007	Rev 1	Minor content differences between initial release of ST7MCxxx-Auto datasheet and ST7MCx, revision 11 dated 8 December 2006 (cont'd): Added footnote to Table 222 and Table 223 on page 354 Section 13.2.4: Soldering information on page 355: Updated for Leadfree soldering technology Table 225: Soldering compatibility (wave and reflow soldering process) on page 355: Added pure Tin for LQFP44 package Updated ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, and ST7MC2S6-Auto microcontroller option list on page 359 Updated Section 15.1: Flash/FASTROM devices only on page 361 Removed section 'Injected current on PD7 on page 371' Removed figure 'Revision marking on box label and device marking on page 374' Editing and formatting differences between initial release of ST7MCxxx-Auto datasheet and ST7MCx, revision 11 dated & December 2006: Small text changes throughout document Removed several tables that related to Lit functioning and added information to the following register tables: Table 5, Table 9, Table 13, Table 14, Table 17, Table 20 Table 38, Table 40, Table 51, Table 56, Table 65, Table 71, Table 125, Table 136, Table 137, Table 138, Table 142, Table 14 (Table 160, Table 166, Table 173, Table 227, Table 228. Section 14.1 Flush option bytes on page 356: Converted description of option bytes 1 and 2 into tables Section 15: Known limitations on page 361: Changed title
Obsoletico Obsoletico	s Pro	duct	(e) Obs

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its sulhsidia. 'eu' ('ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and sen ices described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and solvices described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property Liquis is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a anaranty covering the use in any manner whatsoever of such third party products or services or any intellectual property containe 2 in a liquid.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR BALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNE'SE FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN VIRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCT'S OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PF OP ERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of S. p or ucts with provisions different from the statements and/or technical features set forth in this document shall immediately void any war and granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liabi. To ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

577