



## STB16NS25

N-CHANNEL 250V - 0.23Ω - 16A D<sup>2</sup>PAK

MESH OVERLAY™ MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STB16NS25	250 V	< 0.28 Ω	16 A


- TYPICAL R<sub>DS(on)</sub> = 0.23 Ω
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED

### DESCRIPTION

Using the latest high voltage MESH OVERLAY™ process, STMicroelectronics has designed an advanced family of power MOSFETs with outstanding performance. The new patented STRIP layout coupled with the Company's proprietary edge termination structure, makes it suitable in converters for lighting applications.


### APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- SWITCH MODE POWER SUPPLIES (SMPS)
- DC-DC CONVERTERS FOR TELECOM, INDUSTRIAL, AND LIGHTING EQUIPMENT



D<sup>2</sup>PAK

### INTERNAL SCHEMATIC DIAGRAM



### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	250	V
V <sub>DGR</sub>	Drain-gate Voltage (R <sub>GS</sub> = 20 kΩ)	250	V
V <sub>GS</sub>	Gate- source Voltage	± 20	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	16	A
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	11	A
I <sub>DM</sub> (•)	Drain Current (pulsed)	64	A
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	140	W
	Derating Factor	1	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	5	V/ns
T <sub>stg</sub>	Storage Temperature	-65 to 175	°C
T <sub>j</sub>	Max. Operating Junction Temperature	175	°C

(•) Pulse width limited by safe operating area

(1) I<sub>SD</sub> ≤ 16A, di/dt ≤ 300 A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>j</sub> ≤ T<sub>jMAX</sub>

## STB16NS25

### THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	0.9	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	°C/W
T <sub>l</sub>	Maximum Lead Temperature For Soldering Purpose	300	°C

### AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T <sub>j</sub> max)	16	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting T <sub>j</sub> = 25 °C, I <sub>D</sub> = I <sub>AR</sub> , V <sub>DD</sub> = 28 V)	200	mJ

### ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0	250			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			1 50	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			±100	nA

ON (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2	3	4	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 8 A		0.23	0.28	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> > I <sub>D(on)</sub> × R <sub>DS(on)</sub> max, I <sub>D</sub> = 8 A	14	15		S
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		1270		pF
C <sub>oss</sub>	Output Capacitance			190		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			75		pF

**ELECTRICAL CHARACTERISTICS (CONTINUED)**

**SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Delay Time	$V_{DD} = 125\text{ V}, I_D = 8\text{ A}$ $R_G = 4.7\Omega, V_{GS} = 10\text{ V}$ (see test circuit, Figure 3)		15		ns
$t_r$	Rise Time			25		ns
$Q_g$	Total Gate Charge	$V_{DD} = 200\text{ V}, I_D = 16\text{ A},$ $V_{GS} = 10\text{ V}$		60	80	nC
$Q_{gs}$	Gate-Source Charge			8		nC
$Q_{gd}$	Gate-Drain Charge			22		nC

**SWITCHING OFF**


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(off)}$	Turn-off Delay Time	$V_{DD} = 125\text{ V}, I_D = 8\text{ A},$ $R_G = 4.7\Omega, V_{GS} = 10\text{ V}$ (see test circuit, Figure 3)		75		ns
$t_f$	Fall Time			35		ns
$t_{r(Voff)}$	Off-voltage Rise Time	$V_{clamp} = 200\text{ V}, I_D = 16\text{ A},$ $R_G = 4.7\Omega, V_{GS} = 10\text{ V}$ (see test circuit, Figure 5)		25		ns
$t_f$	Fall Time			30		ns
$t_c$	Cross-over Time			55		ns

**SOURCE DRAIN DIODE**


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain Current				16	A
$I_{SDM(2)}$	Source-drain Current (pulsed)				64	A
$V_{SD(1)}$	Forward On Voltage	$I_{SD} = 16\text{ A}, V_{GS} = 0$			1.5	V
$t_{rr}$	Reverse Recovery Time	$I_{SD} = 16\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 33\text{ V}, T_J = 150^\circ\text{C}$ (see test circuit, Figure 5)		270		ns
$Q_{rr}$	Reverse Recovery Charge			1.5		$\mu\text{C}$
$I_{RRM}$	Reverse Recovery Current			11.5		A

Note: 1. Pulsed: Pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5 %.  
2. Pulse width limited by safe operating area.


**Safe Operating Area**




**Thermal Impedance**




Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations




**Normalized Gate Threshold Voltage vs Temp.**



**Normalized On Resistance vs Temperature**



**Source-drain Diode Forward Characteristics**



**Normalized BVDSS vs Temperature**




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 4: Gate Charge test Circuit






Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




## D<sup>2</sup>PAK MECHANICAL DATA


DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
A2	0.03		0.23	0.001		0.009
B	0.7		0.93	0.027		0.036
B2	1.14		1.7	0.044		0.067
C	0.45		0.6	0.017		0.023
C2	1.23		1.36	0.048		0.053
D	8.95		9.35	0.352		0.368
D1		8			0.315	
E	10		10.4	0.393		
E1		8.5			0.334	
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.625
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.068
M	2.4		3.2	0.094		0.126
R		0.4			0.015	
V2	0°		4°			



### D<sup>2</sup>PAK FOOTPRINT



### TUBE SHIPMENT (no suffix)\*



### TAPE AND REEL SHIPMENT (suffix "T4")\*

Diagram showing the tape mechanical data. It includes a circular reel view with dimensions A, B, C, D, and a full radius. A note indicates a 40 mm min. access hole at the slot location. Another note indicates a tape slot in the core for tape start with a 2.5 mm min. width. A side view shows dimensions T, C, N, and G (measured at the hub).

#### REEL MECHANICAL DATA

DIM.	mm		inch	
	MIN.	MAX.	MIN.	MAX.
A		330		12.992
B	1.5		0.059	
C	12.8	13.2	0.504	0.520
D	20.2		0.795	
G	24.4	26.4	0.960	1.039
N	100		3.937	
T		30.4		1.197

BASE QTY	BULK QTY
1000	1000

#### TAPE MECHANICAL DATA

DIM.	mm		inch	
	MIN.	MAX.	MIN.	MAX.
A0	10.5	10.7	0.413	0.421
B0	15.7	15.9	0.618	0.626
D	1.5	1.6	0.059	0.063
D1	1.59	1.61	0.062	0.063
E	1.65	1.85	0.065	0.073
F	11.4	11.6	0.449	0.456
K0	4.8	5.0	0.189	0.197
P0	3.9	4.1	0.153	0.161
P1	11.9	12.1	0.468	0.476
P2	1.9	2.1	0.075	0.082
R	50		1.574	
T	0.25	0.35	0.0098	0.0137
W	23.7	24.3	0.933	0.956

Diagrams showing the tape and reel shipment details. The top diagram shows a top view of the tape with dimensions K<sub>0</sub>, T, D, P<sub>2</sub>, P<sub>0</sub>, E, F, W, B<sub>0</sub>, D<sub>1</sub>, A<sub>0</sub>, P<sub>1</sub>, and Center line of cavity. A note indicates a 10-pitch cumulative tolerance on the tape of ±0.2 mm. The bottom diagram shows the reel with dimensions TRL, FEED DIRECTION, and Bending radius (R min.).

\* on sales type



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved  
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco  
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© <http://www.st.com>