



STB3NB60

N - CHANNEL 600V - 3.3Ω - 3.3A - D²PAK/I²PAK PowerMESH™ MOSFET

| TYPE | V _{DSS} | R _{DS(on)} | I _D |
|----------|------------------|---------------------|----------------|
| STB3NB60 | 600 V | <3.6 Ω | 3.3 A |



- TYPICAL R_{DS(on)} = 3.3 Ω
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- VERY LOW INTRINSIC CAPACITANCES
- GATE CHARGE MINIMIZED

DESCRIPTION

Using the latest high voltage MESH OVERLAY™ process, SGS-Thomson has designed an advanced family of power MOSFETs with outstanding performances. The new patent pending strip layout coupled with the Company's proprietary edge termination structure, gives the lowest RDS(on) per area, exceptional avalanche and dv/dt capabilities and unrivalled gate charge and switching characteristics.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- SWITCH MODE POWER SUPPLIES (SMPS)
- DC-AC CONVERTERS FOR WELDING EQUIPMENT AND UNINTERRUPTIBLE POWER SUPPLIES AND MOTOR DRIVE



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|---------------------|---|------------|------|
| V _{DS} | Drain-source Voltage (V _{GS} = 0) | 600 | V |
| V _{DGR} | Drain- gate Voltage (R _{GS} = 20 kΩ) | 600 | V |
| V _{GS} | Gate-source Voltage | ± 30 | V |
| I _D | Drain Current (continuous) at T _c = 25 °C | 3.3 | A |
| I _D | Drain Current (continuous) at T _c = 100 °C | 2.1 | A |
| I _{DM} (•) | Drain Current (pulsed) | 13.2 | A |
| P _{tot} | Total Dissipation at T _c = 25 °C | 80 | W |
| | Derating Factor | 0.64 | W/°C |
| dv/dt(1) | Peak Diode Recovery voltage slope | 4.5 | V/ns |
| T _{stg} | Storage Temperature | -65 to 150 | °C |
| T _j | Max. Operating Junction Temperature | 150 | °C |

(•) Pulse width limited by safe operating area

(1) I_{SD} ≤ 3.3A, di/dt ≤ 200 A/μs, V_{DD} ≤ V_{(BR)DSS}, T_J ≤ T_{JMAX}

STB3NB60

THERMAL DATA

| | | | | |
|-----------------------|--|-----|------|------|
| R _{thj-case} | Thermal Resistance Junction-case | Max | 1.56 | °C/W |
| R _{thj-amb} | Thermal Resistance Junction-ambient | Max | 62.5 | °C/W |
| R _{thc-sink} | Thermal Resistance Case-sink | Typ | 0.5 | °C/W |
| T _l | Maximum Lead Temperature For Soldering Purpose | | 300 | °C |

AVALANCHE CHARACTERISTICS

| Symbol | Parameter | Max Value | Unit |
|-----------------|--|-----------|------|
| I _{AR} | Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max) | 3.3 | A |
| E _{AS} | Single Pulse Avalanche Energy (starting T _j = 25 °C, I _D = I _{AR} , V _{DD} = 50 V) | 100 | mJ |

ELECTRICAL CHARACTERISTICS (T_{case} = 25 °C unless otherwise specified)

OFF

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|----------------------|---|--|------|------|---------|----------|
| V _{(BR)DSS} | Drain-source Breakdown Voltage | I _D = 250 μA V _{GS} = 0 | 600 | | | V |
| I _{DSS} | Zero Gate Voltage Drain Current (V _{GS} = 0) | V _{DS} = Max Rating V _{DS} = Max Rating T _c = 125 °C | | | 1 50 | μA μA |
| I _{GSS} | Gate-body Leakage Current (V _{DS} = 0) | V _{GS} = ± 30 V | | | ± 100 | nA |

ON (*)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|---------------------|-----------------------------------|---|------|------|------|------|
| V _{GS(th)} | Gate Threshold Voltage | V _{DS} = V _{GS} I _D = 250 μA | 3 | 4 | 5 | V |
| R _{DS(on)} | Static Drain-source On Resistance | V _{GS} = 10V I _D = 1.6 A | | 3.3 | 3.6 | Ω |
| I _{D(on)} | On State Drain Current | V _{DS} > I _{D(on)} x R _{DS(on)max} V _{GS} = 10 V | 3.3 | | | A |

DYNAMIC

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|---------------------|------------------------------|--|------|------|------|------|
| g _{fs} (*) | Forward Transconductance | V _{DS} > I _{D(on)} x R _{DS(on)max} I _D = 1.6 A | 1.2 | 2 | | S |
| C _{iss} | Input Capacitance | V _{DS} = 25 V f = 1 MHz V _{GS} = 0 | | 400 | 520 | pF |
| C _{oss} | Output Capacitance | | | 57 | 77 | pF |
| C _{rss} | Reverse Transfer Capacitance | | | 7 | 9 | pF |

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|-------------|--------------------|--|------|------|------|------|
| $t_{d(on)}$ | Turn-on Time | $V_{DD} = 300\text{ V}$ $I_D = 1.6\text{ A}$ $R_G = 4.7\ \Omega$ $V_{GS} = 10\text{ V}$ (see test circuit, figure 3) | | 11 | 17 | ns |
| t_r | Rise Time | | | 7 | 11 | ns |
| Q_g | Total Gate Charge | $V_{DD} = 480\text{ V}$ $I_D = 3.3\text{ A}$ $V_{GS} = 10\text{ V}$ | | 15 | 22 | nC |
| Q_{gs} | Gate-Source Charge | | | 6.2 | | nC |
| Q_{gd} | Gate-Drain Charge | | | 5.6 | | nC |

SWITCHING OFF


| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|---------------|-----------------------|--|------|------|------|------|
| $t_{r(Voff)}$ | Off-voltage Rise Time | $V_{DD} = 480\text{ V}$ $I_D = 3.3\text{ A}$ $R_G = 4.7\ \Omega$ $V_{GS} = 10\text{ V}$ (see test circuit, figure 5) | | 11 | 16 | ns |
| t_f | Fall Time | | | 13 | 18 | ns |
| t_c | Cross-over Time | | | 18 | 25 | ns |

SOURCE DRAIN DIODE


| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
|--------------------|-------------------------------|---|------|------|------|---------------|
| I_{SD} | Source-drain Current | | | | 3.3 | A |
| $I_{SDM}(\bullet)$ | Source-drain Current (pulsed) | | | | 13.2 | A |
| $V_{SD}(\ast)$ | Forward On Voltage | $I_{SD} = 3.3\text{ A}$ $V_{GS} = 0$ | | | 1.6 | V |
| t_{rr} | Reverse Recovery Time | $I_{SD} = 3.3\text{ A}$ $di/dt = 100\text{ A}/\mu\text{s}$ $V_{DD} = 100\text{ V}$ $T_j = 150\text{ }^\circ\text{C}$ (see test circuit, figure 5) | | 500 | | ns |
| Q_{rr} | Reverse Recovery Charge | | | 2.1 | | μC |
| I_{RRM} | Reverse Recovery Current | | | 8.5 | | A |

(*) Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %
 (•) Pulse width limited by safe operating area

Safe Operating Area for D²PAK/I²PAK




Thermal Impedance for D²PAK/I²PAK




STB3NB60


Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate source Voltage




Capacitance Variations



Normalized Gate-source Threshold Voltage vs Temperature



Normalized On Resistance vs Temperature



Source-Drain Diode Forward Characteristics




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 4: Gate Charge test Circuit






Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




TO-263 (D²PAK) MECHANICAL DATA

| DIM. | mm | | | inch | | |
|------|------|------|-------|-------|------|-------|
| | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | 4.3 | | 4.6 | 0.169 | | 0.181 |
| A1 | 2.49 | | 2.69 | 0.098 | | 0.106 |
| B | 0.7 | | 0.93 | 0.027 | | 0.036 |
| B2 | 1.25 | | 1.4 | 0.049 | | 0.055 |
| C | 0.45 | | 0.6 | 0.017 | | 0.023 |
| C2 | 1.21 | | 1.36 | 0.047 | | 0.053 |
| D | 8.95 | | 9.35 | 0.352 | | 0.368 |
| E | 10 | | 10.28 | 0.393 | | 0.404 |
| G | 4.88 | | 5.28 | 0.192 | | 0.208 |
| L | 15 | | 15.85 | 0.590 | | 0.624 |
| L2 | 1.27 | | 1.4 | 0.050 | | 0.055 |
| L3 | 1.4 | | 1.75 | 0.055 | | 0.068 |



TO-262 (I2PAK) MECHANICAL DATA

| DIM. | mm | | | inch | | |
|------|------|------|-------|-------|------|-------|
| | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | 4.3 | | 4.6 | 0.169 | | 0.181 |
| A1 | 2.49 | | 2.69 | 0.098 | | 0.106 |
| B | 0.7 | | 0.93 | 0.027 | | 0.036 |
| B1 | 1.2 | | 1.38 | 0.047 | | 0.054 |
| B2 | 1.25 | | 1.4 | 0.049 | | 0.055 |
| C | 0.45 | | 0.6 | 0.017 | | 0.023 |
| C2 | 1.21 | | 1.36 | 0.047 | | 0.053 |
| D | 8.95 | | 9.35 | 0.352 | | 0.368 |
| e | 2.44 | | 2.64 | 0.096 | | 0.104 |
| E | 10 | | 10.28 | 0.393 | | 0.404 |
| L | 13.2 | | 13.5 | 0.519 | | 0.531 |
| L1 | 3.48 | | 3.78 | 0.137 | | 0.149 |
| L2 | 1.27 | | 1.4 | 0.050 | | 0.055 |



P011P5/C

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 1998 STMicroelectronics – Printed in Italy – All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

