


**N-Channel Logic Level Enhancement Mode Field Effect Transistor****PRODUCT SUMMARY**

V <sub>DSS</sub>	I <sub>D</sub>	R <sub>DS(ON)</sub> (mΩ) Typ
75V	54A	15 @ V <sub>GS</sub> =10V
		18 @ V <sub>GS</sub> =4.5V

**FEATURES**

- Super high dense cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability.
- TO-220 & TO-263 package.

**ABSOLUTE MAXIMUM RATINGS (T<sub>C</sub>=25°C unless otherwise noted)**

Symbol	Parameter	Limit	Units
V <sub>DS</sub>	Drain-Source Voltage	75	V
V <sub>GS</sub>	Gate-Source Voltage	±20	V
I <sub>D</sub>	Drain Current-Continuous <sup>c</sup>	T <sub>C</sub> =25°C	54
		T <sub>C</sub> =70°C	45
I <sub>DM</sub>	-Pulsed <sup>a c</sup>	159	A
E <sub>AS</sub>	Single Pulse Avalanche Energy <sup>d</sup>	121	mJ
P <sub>D</sub>	Maximum Power Dissipation	T <sub>C</sub> =25°C	100
		T <sub>C</sub> =70°C	70
T <sub>J</sub> , T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to 175	°C

**THERMAL CHARACTERISTICS**

R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	1.5	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient	62.5	°C/W

# STB820S

## STP820S

Ver 1.0

### ELECTRICAL CHARACTERISTICS (T<sub>C</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>OFF CHARACTERISTICS</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	75			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =60V , V <sub>GS</sub> =0V			1	uA
I <sub>GSS</sub>	Gate-Body leakage current	V <sub>GS</sub> = ±20V , V <sub>DS</sub> =0V			±100	nA
<b>ON CHARACTERISTICS</b>						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	1.0	1.8	3.0	V
R <sub>DS(ON)</sub>	Drain-Source On-State Resistance	V <sub>GS</sub> =10V , I <sub>D</sub> =27A		15	19	m ohm
		V <sub>GS</sub> =4.5V , I <sub>D</sub> =25A		18	24	m ohm
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =10V , I <sub>D</sub> =27A		48		S
<b>DYNAMIC CHARACTERISTICS <sup>b</sup></b>						
C <sub>ISS</sub>	Input Capacitance	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V f=1.0MHz		1152		pF
C <sub>OSS</sub>	Output Capacitance			182		pF
C <sub>RSS</sub>	Reverse Transfer Capacitance			122		pF
<b>SWITCHING CHARACTERISTICS <sup>b</sup></b>						
t <sub>D(ON)</sub>	Turn-On DelayTime	V <sub>DD</sub> =37.5V I <sub>D</sub> =1A		15		ns
t <sub>r</sub>	Rise Time			30		ns
t <sub>D(OFF)</sub>	Turn-Off DelayTime	V <sub>GS</sub> =10V R <sub>GEN</sub> = 6 ohm		51		ns
t <sub>f</sub>	Fall Time			19		ns
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =37.5V, I <sub>D</sub> =26A, V <sub>GS</sub> =10V		18.5		nC
		V <sub>DS</sub> =37.5V, I <sub>D</sub> =26A, V <sub>GS</sub> =4.5V		11		nC
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DS</sub> =37.5V, I <sub>D</sub> =26A, V <sub>GS</sub> =10V		1.8		nC
Q <sub>gd</sub>	Gate-Drain Charge			6.5		nC
<b>DRAIN-SOURCE DIODE CHARACTERISTICS</b>						
V <sub>SD</sub>	Diode Forward Voltage	V <sub>GS</sub> =0V, I <sub>S</sub> =6A		0.77	1.3	V

#### Notes

- Pulse Test: Pulse Width ≤ 10us, Duty Cycle ≤ 1%.
- Guaranteed by design, not subject to production testing.
- Drain current limited by maximum junction temperature.
- Starting T<sub>J</sub>=25°C, L=0.5mH, V<sub>DD</sub> = 40V.
- Mounted on FR4 Board of 1 inch<sup>2</sup> , 2oz.

Jun,08,2015

# STB820S STP820S

Ver 1.0




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance Variation with Drain Current and Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature

Jun,08,2015

# STB820S STP820S

Ver 1.0




Figure 7. On-Resistance vs. Gate-Source Voltage




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Capacitance




Figure 10. Gate Charge




Figure 11. switching characteristics





Figure 12. Maximum Safe Operating Area


Jun,08,2015

# STB820S STP820S



Unclamped Inductive Test Circuit

Figure 13a.



Unclamped Inductive Waveforms

Figure 13b.





Figure 14. Normalized Thermal Transient Impedance Curve

# STB820S STP820S

Ver 1.0

## PACKAGE OUTLINE DIMENSIONS

### TO-263AB



SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.9	10.5	0.390	0.413
B	9.5	10.3	0.374	0.406
C	8.3	8.9	0.327	0.350
D	4.7	5.5	0.185	0.217
E	1.5		0.059	
F	$\phi$ 1.6		$\phi$ 0.063	
G	1.0	1.4	0.039	0.055
H	1.07	1.47	0.042	0.058
I	0.76	1.06	0.030	0.042
J	2.04	3.04	0.080	0.120
K	0.2	0.6	0.0079	0.024
L	1.4		0.055	
M	4.24	4.64	0.167	0.183
N	1.15	1.45	0.045	0.057
O	3.25	3.75	0.128	0.148
P	2.3		0.091	
Q	1.6		0.063	
R	R0.4	R1.0	R0.0158	R0.0394
S	2.7 MAX		0.106 MAX	
T	0.0	0.3	0.0000	0.0118
U	R0.4	R1.0	R0.0158	R0.0394
V	0.3	0.5	0.0118	0.0197
W	1.2 min		0.047 min	

Jun,08,2015


# STB820S

## STP820S

Ver 1.0

### PACKAGE OUTLINE DIMENSIONS

TO-220




SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	4.80	0.170	0.189
B1	1.27	1.65	0.050	0.630
D	14.6	16.00	0.575	0.610
E	9.70	10.41	0.382	0.410
e	2.34	2.74	0.092	0.108
e1	4.68	5.48	0.184	0.216
F	1.14	1.40	0.045	0.055
H1	5.97	6.73	0.235	0.265
J1	2.20	2.79	0.087	0.110
L	12.88	14.22	0.507	0.560
L1	3.00	6.35	0.120	0.250
phi P	3.50	3.94	0.138	0.155
Q	2.54	3.05	0.100	0.120

Jun,08,2015

# STB820S STP820S

Ver 1.0




Jun,08,2015

# STB820S STP820S

Ver 1.0

## TOP MARKING DEFINITION




Jun,08,2015

# STB820S STP820S

Ver 1.0

## TOP MARKING DEFINITION



Jun,08,2015