



## N-channel 600 V, 0.9 $\Omega$ typ., 8 A MDmesh Power MOSFET in a D<sup>2</sup>PAK package


**D<sup>2</sup>PAK**


AM01475v1\_noZen


**Product status link**
[STB8NM60T4](#)
**Product summary**

<b>Order code</b>	STB8NM60T4
<b>Marking</b>	B8NM60
<b>Package</b>	D <sup>2</sup> PAK
<b>Packing</b>	Tape and reel

### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STB8NM60T4	600 V	1.0 $\Omega$	8 A

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

### Applications

- Switching applications

### Description

This N-channel Power MOSFET is developed using STMicroelectronics' revolutionary MDmesh technology, which associates the multiple drain process with the company's PowerMESH horizontal layout. This device offers extremely low on-resistance, high dv/dt, and excellent avalanche characteristics. Using STMicroelectronics's proprietary strip technique, this Power MOSFET boasts an overall dynamic performance that is superior to similar products on the market.

# 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{GS}$	Gate-source voltage	$\pm 30$	V
$I_D$	Drain current (continuous) at $T_C = 25\text{ }^\circ\text{C}$	8	A
	Drain current (continuous) at $T_C = 100\text{ }^\circ\text{C}$	5	
$I_{DM}^{(1)}$	Drain current (pulsed)	32	A
$P_{TOT}$	Total power dissipation at $T_C = 25\text{ }^\circ\text{C}$	100	W
$dv/dt^{(2)}$	Peak diode recovery voltage slope	15	V/ns
$T_{stg}$	Storage temperature range	-55 to 150	$^\circ\text{C}$
$T_J$	Operating junction temperature range		$^\circ\text{C}$

1. Pulse width is limited by safe operating area.
2.  $I_{SD} \leq 8\text{ A}$ ,  $di/dt \leq 400\text{ A}/\mu\text{s}$ ,  $V_{DD} = 80\% V_{(BR)DSS}$ .

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thJC}$	Thermal resistance, junction-to-case	1.25	$^\circ\text{C}/\text{W}$
$R_{thJA}^{(1)}$	Thermal resistance, junction-to-ambient	35	$^\circ\text{C}/\text{W}$

1. When mounted on 1 inch<sup>2</sup> FR-4, 2 Oz copper board.

**Table 3. Avalanche characteristics**

Symbol	Parameter	Value	Unit
$I_{AS}$	Avalanche current, repetitive or non-repetitive (pulse width limited by $T_J$ max.)	2.5	A
$E_{AS}$	Single pulse avalanche energy (starting $T_J = 25\text{ }^\circ\text{C}$ , $I_D = I_{AS}$ , $V_{DD} = 50\text{ V}$ )	200	mJ

## 2 Electrical characteristics

$T_C = 25\text{ °C}$  unless otherwise specified.

**Table 4. On/off states**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 250\ \mu\text{A}$ , $V_{GS} = 0\ \text{V}$	600			V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 0\ \text{V}$ , $V_{DS} = 600\ \text{V}$			1	$\mu\text{A}$
		$V_{GS} = 0\ \text{V}$ , $V_{DS} = 600\ \text{V}$ , $T_C = 125\text{ °C}^{(1)}$			10	
$I_{GSS}$	Gate body leakage current	$V_{DS} = 0\ \text{V}$ , $V_{GS} = \pm 20\ \text{V}$			$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250\ \mu\text{A}$	3	4	5	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = 10\ \text{V}$ , $I_D = 2.5\ \text{A}$		0.9	1.0	$\Omega$

1. Specified by design, not tested in production.

**Table 5. Dynamic**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 25\ \text{V}$ , $f = 1\ \text{MHz}$ , $V_{GS} = 0\ \text{V}$	-	400	-	pF
$C_{oss}$	Output capacitance		-	100	-	pF
$C_{rss}$	Reverse transfer capacitance		-	10	-	pF
$C_{oss\ eq.}^{(1)}$	Equivalent output capacitance	$V_{GS} = 0\ \text{V}$ , $V_{DS} = 0\ \text{to}\ 480\ \text{V}$	-	50	-	pF
$Q_g$	Total gate charge	$V_{DD} = 400\ \text{V}$ , $I_D = 5\ \text{A}$ , $V_{GS} = 0\ \text{to}\ 10\ \text{V}$ (see Figure 12. Test circuit for gate charge behavior)	-	13	-	nC
$Q_{gs}$	Gate-source charge		-	5	-	nC
$Q_{gd}$	Gate-drain charge		-	6	-	nC

1.  $C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

**Table 6. Switching times**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 300\ \text{V}$ , $I_D = 2.5\ \text{A}$ , $R_G = 4.7\ \Omega$ , $V_{GS} = 10\ \text{V}$	-	14	-	ns
$t_r$	Rise time		-	10	-	ns
$t_{d(off)}$	Turn-off delay time	(see Figure 11. Test circuit for resistive load switching times and Figure 16. Switching time waveform)	-	23	-	ns
$t_f$	Fall time		-	10	-	ns
$t_{r(voff)}$	Off-voltage rise time	$V_{DD} = 480\ \text{V}$ , $I_D = 5\ \text{A}$ , $R_G = 4.7\ \Omega$ , $V_{GS} = 10\ \text{V}$	-	7	-	ns
$t_f$	Fall time		-	10	-	ns
$t_c$	Cross-over time	(see Figure 13. Test circuit for inductive load switching and diode recovery times)	-	17	-	ns


**Table 7. Source-drain diode**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		8	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		32	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 5\text{ A}$ , $V_{GS} = 0\text{ V}$	-		1.5	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 5\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$ ,	-	300		ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 100\text{ V}$	-	1.95		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current	(see Figure 13. Test circuit for inductive load switching and diode recovery times)	-	13		A
$t_{rr}$	Reverse recovery time	$I_{SD} = 5\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$ ,	-	445		ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 100\text{ V}$ , $T_J = 150\text{ }^\circ\text{C}$	-	3		$\mu\text{C}$
$I_{RRM}$	Reverse recovery current	(see Figure 13. Test circuit for inductive load switching and diode recovery times)	-	13.5		A


1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)


**Figure 1. Safe operating area**




**Figure 2. Thermal impedance**




**Figure 3. Output characteristics**




**Figure 4. Transfer characteristics**




**Figure 5. Static drain-source on-resistance**




**Figure 6. Gate charge vs gate-source voltage**




**Figure 7. Capacitance variations**




**Figure 8. Normalized gate threshold voltage vs temperature**




**Figure 9. Normalized on-resistance vs temperature**




**Figure 10. Source-drain diode forward characteristics**




### 3 Test circuits

**Figure 11. Test circuit for resistive load switching times**



AM01468v1

**Figure 12. Test circuit for gate charge behavior**



AM01469v1

**Figure 13. Test circuit for inductive load switching and diode recovery times**



AM01470v1

**Figure 14. Unclamped inductive load test circuit**


AM01471v1

**Figure 15. Unclamped inductive waveform**


AM01472v1

**Figure 16. Switching time waveform**



AM01473v1

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

### 4.1 D<sup>2</sup>PAK (TO-263) type B package information

Figure 17. D<sup>2</sup>PAK (TO-263) type B package outline




0079457\_26\_B

**Table 8. D<sup>2</sup>PAK (TO-263) type B mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.36		4.56
A1	0		0.25
b	0.70		0.90
b1	0.51		0.89
b2	1.17		1.37
c	0.38		0.694
c1	0.38		0.534
c2	1.19		1.34
D	8.60		9.00
D1	6.90		7.50
E	10.15		10.55
E1	8.10		8.70
e	2.54 BSC		
H	15.00		15.60
L	1.90		2.50
L1			1.65
L2			1.78
L3		0.25	
L4	4.78		5.28

**Figure 18. D<sup>2</sup>PAK (TO-263) recommended footprint (dimensions are in mm)**



0079457\_Rev26\_footprint

## 4.2 D<sup>2</sup>PAK type B packing information

Figure 19. D<sup>2</sup>PAK type B tape outline





Figure 20. D<sup>2</sup>PAK type B reel outline



AM06038v1

**Table 9. D<sup>2</sup>PAK type B reel mechanical data**

Dim.	mm	
	Min.	Max.
A		330
B	1.5	
C	12.8	13.2
D	20.2	
G	24.4	26.4
N	100	
T		30.4

## Revision history

**Table 10. Document revision history**

Date	Revision	Changes
21-Jun-2023	1	First release. The part number STB8NM60T4 was previously inserted in the DS1949.

## Contents

<b>1</b>	<b>Electrical ratings</b> .....	<b>2</b>
<b>2</b>	<b>Electrical characteristics</b> .....	<b>3</b>
<b>2.1</b>	<b>Electrical characteristics (curves)</b> .....	<b>5</b>
<b>3</b>	<b>Test circuits</b> .....	<b>7</b>
<b>4</b>	<b>Package information</b> .....	<b>8</b>
<b>4.1</b>	<b>D<sup>2</sup>PAK (TO-263) type B package information</b> .....	<b>8</b>
<b>4.2</b>	<b>D<sup>2</sup>PAK type B packing information</b> .....	<b>10</b>
	<b>Revision history</b> .....	<b>12</b>

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved