



**N - CHANNEL ENHANCEMENT MODE
Power MESH™ MOSFET**

TYPE	V _{DSS}	R _{DS(on)}	I _D
STB9NB50	500 V	< 0.85 Ω	8.6 A

- TYPICAL R_{DS(on)} = 0.75 Ω
- EXTREMELY HIGH dv/dt CAPABILITY
- AVALANCHE RUGGED TECHNOLOGY
- 100% AVALANCHE TESTED
- REPETITIVE AVALANCHE DATA AT 100°C
- VERY LOW INTRINSIC CAPACITANCE
- GATE CHARGE MINIMIZED
- LOW LEAKAGE CURRENT
- APPLICATION ORIENTED CHARACTERIZATION
- FOR SMD D²PAK VERSION CONTACT SALES OFFICE

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- SWITCH MODE POWER SUPPLY (SMPS)
- DC-AC CONVERTER FOR WELDING EQUIPMENT AND UNINTERRUPTABLE POWER SUPPLY (UPS)


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	500	V
V _{DGR}	Drain- gate Voltage (R _{GS} = 20 kΩ)	500	V
V _{GS}	Gate-source Voltage	± 30	V
I _D	Drain Current (continuous) at T _c = 25 °C	8.6	A
I _D	Drain Current (continuous) at T _c = 100 °C	5.4	A
I _{DM} (•)	Drain Current (pulsed)	34.4	A
P _{tot}	Total Dissipation at T _c = 25 °C	125	W
	Derating Factor	1.0	W/°C
dv/dt(1)	Peak Diode Recovery voltage slope	4.5	V/ns
T _{stg}	Storage Temperature	-65 to 150	°C
T _j	Max. Operating Junction Temperature	150	°C

(•) Pulse width limited by safe operating area

(1) I_{SD} ≤ 9A, di/dt ≤ 200 A/μs, V_{DD} ≤ V_{(BR)DSS}, T_J ≤ T_{JMAX}

STB9NB50

THERMAL DATA

$R_{thj-case}$	Thermal Resistance Junction-case	Max	1	$^{\circ}C/W$
$R_{thj-amb}$	Thermal Resistance Junction-ambient	Max	62.5	$^{\circ}C/W$
$R_{thj-amb}$	Thermal Resistance Case-sink	Typ	0.5	$^{\circ}C/W$
T_l	Maximum Lead Temperature For Soldering Purpose		300	$^{\circ}C$

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I_{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max, $\delta < 1\%$)	8.6	A
E_{AS}	Single Pulse Avalanche Energy (starting $T_j = 25^{\circ}C$, $I_D = I_{AR}$, $V_{DD} = 50 V$)	520	mJ

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^{\circ}C$ unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source Breakdown Voltage	$I_D = 250 \mu A$ $V_{GS} = 0$	500			V
I_{DSS}	Zero Gate Voltage Drain Current ($V_{GS} = 0$)	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating}$ $T_c = 125^{\circ}C$			1 50	μA μA
I_{GSS}	Gate-body Leakage Current ($V_{DS} = 0$)	$V_{GS} = \pm 30 V$			± 100	nA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ $I_D = 250 \mu A$	3	4	5	V
$R_{DS(on)}$	Static Drain-source On Resistance	$V_{GS} = 10 V$ $I_D = 4.3 A$		0.75	0.85	Ω Ω
$I_{D(on)}$	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $V_{GS} = 10 V$	8.6			A

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$g_{fs} (*)$	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $I_D = 4.3 A$	4.5	5.7		S
C_{iss}	Input Capacitance	$V_{DS} = 25 V$ $f = 1 MHz$ $V_{GS} = 0$		1250	1625	pF
C_{oss}	Output Capacitance			175	236	pF
C_{rss}	Reverse Transfer Capacitance			20	27	pF

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on Time	$V_{DD} = 250\text{ V}$ $I_D = 4.3\text{ A}$		19	30	ns
t_r	Rise Time	$R_G = 4.7\ \Omega$ $V_{GS} = 10\text{ V}$ (see test circuit, figure 3)		11	15	ns
Q_g	Total Gate Charge	$V_{DD} = 400\text{ V}$ $I_D = 8.6\text{ A}$ $V_{GS} = 10\text{ V}$		32	45	nC
Q_{gs}	Gate-Source Charge			10.6		nC
Q_{gd}	Gate-Drain Charge			13.7		nC

SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{r(Voff)}$	Off-voltage Rise Time	$V_{DD} = 400\text{ V}$ $I_D = 8.6\text{ A}$		11.5	17	ns
t_f	Fall Time			11	16	ns
t_c	Cross-over Time	$R_G = 4.7\ \Omega$ $V_{GS} = 10\text{ V}$ (see test circuit, figure 5)		20	28	ns

SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain Current				8.6	A
$I_{SDM}(\bullet)$	Source-drain Current (pulsed)				34.4	A
$V_{SD} (*)$	Forward On Voltage	$I_{SD} = 8.6\text{ A}$ $V_{GS} = 0$			1.6	V
t_{rr}	Reverse Recovery Time	$I_{SD} = 8.6\text{ A}$ $di/dt = 100\text{ A}/\mu\text{s}$ $V_R = 100\text{ V}$ $T_j = 150\text{ }^\circ\text{C}$ (see test circuit, figure 5)		420		ns
Q_{rr}	Reverse Recovery Charge			3.5		μC
I_{RRM}	Reverse Recovery Current			16.5		A

(*) Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %
 (•) Pulse width limited by safe operating area


Safe Operating Area




Thermal Impedance




Output Characteristics




Transfer Characteristics




Transconductance




Static Drain-source On Resistance




Gate Charge vs Gate-source Voltage




Capacitance Variations



Normalized Gate Threshold Voltage vs Temperature



Normalized On Resistance vs Temperature



Source-drain Diode Forward Characteristics




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 4: Gate Charge test Circuit





Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times



TO-262 (I2PAK) MECHANICAL DATA

DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.3		4.6	0.169		0.181
A1	2.49		2.69	0.098		0.106
B	0.7		0.93	0.027		0.036
B1	1.2		1.38	0.047		0.054
B2	1.25		1.4	0.049		0.055
C	0.45		0.6	0.017		0.023
C2	1.21		1.36	0.047		0.053
D	8.95		9.35	0.352		0.368
e	2.44		2.64	0.096		0.104
E	10		10.28	0.393		0.404
L	13.2		13.5	0.519		0.531
L1	3.48		3.78	0.137		0.149
L2	1.27		1.4	0.050		0.055

