

Automotive-grade N-channel 60 V, 32 mΩ typ., 24 A STripFET™ II Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D
STD22NF06AG	60 V	40 mΩ	24 A

- AEC-Q101 qualified
- Exceptional dv/dt capability
- 100% avalanche tested
- Low gate charge



Applications

- Switching applications

Description

This Power MOSFET has been developed using STMicroelectronics' unique STripFET process, which is specifically designed to minimize input capacitance and gate charge. This renders the device suitable for use as primary switch in advanced high-efficiency isolated DC-DC converters for telecom and computer applications, and applications with low gate charge driving requirements.

Table 1: Device summary

Order code	Marking	Package	Packing
STD22NF06AG	D22NF06	DPAK	Tape and reel

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves).....	6
3	Test circuits	8
4	Package information	9
	4.1 DPAK (TO-252) type A2 package information.....	10
	4.2 DPAK packing information	13
5	Revision history	15

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	60	V
V_{DGR}	Drain-gate voltage ($R_{GS} = 20\text{ k}\Omega$)	60	V
V_{GS}	Gate- source voltage	± 20	V
I_D	Drain current (continuous) at $T_C = 25^\circ\text{C}$	24	A
I_D	Drain current (continuous) at $T_C=100^\circ\text{C}$	17	A
$I_{DM}^{(1)}$	Drain current (pulsed)	96	A
P_{TOT}	Total dissipation at $T_C = 25^\circ\text{C}$	60	W
$dv/dt^{(2)}$	Peak diode recovery voltage slope	10	V/ns
$E_{AS}^{(3)}$	Single pulse avalanche energy	300	mJ
T_j	Operating junction temperature range	- 55 to 175	$^\circ\text{C}$
T_{stg}	Storage temperature range		

Notes:

(1)Pulse width limited by safe operating area.

(2) $I_{SD} \leq 24\text{A}$, $di/dt \leq 100\text{A}/\mu\text{s}$, $V_{DD} = V_{(BR)DSS}$, $T_j \leq T_{JMAX}$

(3)Starting $T_j = 25^\circ\text{C}$, $I_D = 10\text{ A}$, $V_{DD} = 45\text{ V}$.

Table 3: Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	2.5	$^\circ\text{C}/\text{W}$
$R_{thj-pcb}^{(1)}$	Thermal resistance junction-pcb	50	$^\circ\text{C}/\text{W}$

Notes:

(1)When mounted on a 1-inch² FR-4 board, 2oz Cu.

2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified)

Table 4: On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0, I _D = 250 μA	60			V
I _{DSS}	Zero gate voltage drain current	V _{DS} = 60 V, V _{GS} = 0			1	μA
		V _{DS} = 60 V, V _{GS} = 0 T _C = 125°C ⁽¹⁾			10	μA
I _{GSS}	Gate body leakage current (V _{DS} = 0)	V _{GS} = ±20 V			±100	nA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 250 μA	2		4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 12 A		32	40	mΩ

Notes:

⁽¹⁾Defined by design, not subject to production test

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
g _{fs} ⁽¹⁾	Forward transconductance	V _{DS} = 25 V, I _D = 12 A	-	15	-	S
C _{ISS}	Input capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V	-	690		pF
C _{OSS}	Output capacitance		-	170	-	pF
C _{RSS}	Reverse transfer capacitance		-	68	-	pF
t _{d(on)}	Turn-on delay time	V _{DD} = 30 V, I _D = 10 A R _G = 4.7 Ω V _{GS} = 10 V (see Figure 14: "Test circuit for resistive load switching times")	-	10		ns
t _r	Rise time		-	30		ns
t _{d(off)}	Turn-off delay time		-	30		ns
t _f	Fall time		-	8		ns
Q _g	Total gate charge	V _{DD} = 30 V, I _D = 20 A, V _{GS} = 10 V, R _G = 4.7 Ω (see Figure 15: "Test circuit for gate charge behavior")	-	23	31	nC
Q _{gs}	Gate-source charge		-	5	-	nC
Q _{gd}	Gate-drain charge		-	7.5	-	nC

Notes:

⁽¹⁾Pulsed: Pulse duration = 300 μs, duty cycle 1.5%.

Table 6: Source drain diode






Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		24	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				96	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 24 \text{ A}$, $V_{GS} = 0 \text{ V}$			1.5	V
t_r	Reverse recovery time	$I_{SD} = 20 \text{ A}$, $di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 30 \text{ V}$, $T_j = 150 \text{ }^\circ\text{C}$ (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	65	-	ns
$t_{d(off)}$	Reverse recovery charge		-	150	-	nC
t_r	Reverse recovery current		-	4.6	-	A







Notes:

(1)Pulse width limited by safe operating area.

(2)Pulsed: Pulse duration = 300 μs , duty cycle 1.5%


2.1 Electrical characteristics (curves)






3 Test circuits

Figure 14: Test circuit for resistive load switching times




AM01468v1

Figure 15: Test circuit for gate charge behavior




AM01469v1

Figure 16: Test circuit for inductive load switching and diode recovery times




AM01470v1

Figure 17: Unclamped inductive load test circuit




AM01471v1

Figure 18: Unclamped inductive waveform



AM01472v1

Figure 19: Switching time waveform



AM01473v1

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.1 DPAK (TO-252) type A2 package information

Figure 20: DPAK (TO-252) type A2 package outline





Table 7: DPAK (TO-252) type A2 mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
c	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	5.10	5.20	5.30
e	2.16	2.28	2.40
e1	4.40		4.60
H	9.35		10.10
L	1.00		1.50
L1	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

Figure 21: DPAK (TO-252) type A2 recommended footprint (dimensions are in mm)



4.2 DPAK packing information

Figure 22: DPAK (TO-252) tape outline





Figure 23: DPAK (TO-252) reel outline



AM06038v1

Table 8: DPAK (TO-252) tape and reel mechanical data

Tape			Reel		
Dim.	mm		Dim.	mm	
	Min.	Max.		Min.	Max.
A0	6.8	7	A		330
B0	10.4	10.6	B	1.5	
B1		12.1	C	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	T		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base qty.		2500
P1	7.9	8.1	Bulk qty.		2500
P2	1.9	2.1			
R	40				
T	0.25	0.35			
W	15.7	16.3			

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
25-Oct-2016	1	First version.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved