

## STD25NF10LA

# N-channel 100 V, 0.030 Ω 25 A DPAK STripFET™ II Power MOSFET

#### **Features**

| Order code  | V <sub>DSS</sub> | R <sub>DS(on)</sub> max | I <sub>D</sub> |
|-------------|------------------|-------------------------|----------------|
| STD25NF10LA | 100 V            | < 0.035 Ω               | 25 A           |

- Exceptional dv/dt capability
- 100% avalanche tested
- Logic level device

#### **Applications**

- Switching application
- Automotive



This Power MOSFET has been developed using STMicroelectronics' unique STripFET process, which is specifically designed to minimize input capacitance and gate charge. This renders the device suitable for use as primary switch in advanced high-efficiency isolated DC-DC converters for telecom and computer applications, and applications with low gate charge driving requirements.




Figure 1. Internal schematic diagram




Table 1. Device summary

| Order code  | Marking               | Package | Packaging     |
|-------------|-----------------------|---------|---------------|
| STD25NF10LA | STD25NF10LA D25NF10LA |         | Tape and reel |

Contents STD25NF10LA

## **Contents**

| 1 | Electrical ratings                      | 3   |
|---|---|-----|
| 2 | Electrical characteristics              |     |
|   | 2.1 Electrical characteristics (curves) | 6   |
| 3 | Test circuit                            | 8   |
| 4 | Package mechanical data                 | 9   |
| 5 | Packing mechanical data                 | 12  |
| 6 | Revision history                        | 1 4 |

STD25NF10LA Electrical ratings

## 1 Electrical ratings

Table 2. Absolute maximum ratings

| Symbol                         | Parameter   | Value      | Unit |
|--------------------------------|---|------------|------|
| $V_{DS}$                       | Drain-source voltage                                  | 100        | V    |
| V <sub>GS</sub>                | Gate- source voltage                                  | ± 16       | V    |
| I <sub>D</sub> <sup>(1)</sup>  | Drain current (continuous) at T <sub>C</sub> = 25 °C  | 25         | Α    |
| I <sub>D</sub>                 | Drain current (continuous) at T <sub>C</sub> = 100 °C | 21         | Α    |
| I <sub>DM</sub> <sup>(2)</sup> | Drain current (pulsed)                                | 100        | Α    |
| P <sub>tot</sub>               | Total dissipation at T <sub>C</sub> = 25 °C           | 100        | W    |
|                                | Derating Factor                                       | 0.67       | W/°C |
| dv/dt <sup>(3)</sup>           | Peak diode recovery avalanche energy                  | 20         | V/ns |
| E <sub>AS</sub> (4)            | Single pulse avalanche energy                         | 450        | mJ   |
| T <sub>stg</sub>               | Storage temperature -55 to 175                        |            | °C   |
| Tj                             | Max. operating junction temperature                   | -55 10 175 |      |

<sup>1.</sup> Current limited by package

Table 3. Thermal data

| Symbol    | Parameter                               | Value | Unit |
|-----------|---|-------|------|
| Rthj-case | Thermal resistance junction-case max    | 1.5   | °C/W |
| Rthj-pcb  | Thermal resistance junction-pcb max (1) | 50    | °C/W |

<sup>1.</sup> When Mounted on 1 inch2 FR-4 board, 2 oz. of Cu.

<sup>2.</sup> Pulse width limited by safe operating area.

<sup>3.</sup>  $I_{SD} \leq 25 \text{ A}$ , di/dt  $\leq 300 \text{ A/}\mu\text{s}$ ,  $V_{DD} = V_{(BR)DSS}$ ,  $T_J \leq T_{JMAX}$ 

<sup>4.</sup> Starting  $T_j = 25$  °C,  $I_D = 12.5$  A  $V_{DD} = 50$  V

Electrical characteristics STD25NF10LA

## 2 Electrical characteristics

 $(T_{CASE}=25^{\circ}C \text{ unless otherwise specified})$ 

Table 4. On/off states

| Symbol               | Parameter                         | Test conditions   | Min. | Тур.           | Max.           | Unit                     |
|----------------------|-----------------------------------|---|------|----------------|----------------|--------------------------|
| V <sub>(BR)DSS</sub> | Drain-source<br>breakdown voltage | $I_D = 250 \ \mu A, \ V_{GS} = 0$   | 100  |                |                | V                        |
| I <sub>DSS</sub>     | Zero gate voltage drain current   | V <sub>DS</sub> = 100 V<br>V <sub>DS</sub> = 100 V, T <sub>C</sub> = 125 °C<br>V <sub>GS</sub> =0 |      |                | 1<br>10        | μ <b>Α</b><br>μ <b>Α</b> |
| I <sub>GSS</sub>     | Gate-body leakage current         | $V_{GS} = \pm 16 \text{ V}, V_{DS} = 0$   |      |                | ±100           | nA                       |
| V <sub>GS(th)</sub>  | Gate threshold voltage            | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$  | 1    |                | 2.5            | V                        |
| R <sub>DS(on)</sub>  | Static drain-source on resistance | $V_{GS} = 10 \text{ V}, I_D = 12.5 \text{ A}$<br>$V_{GS} = 4.5 \text{ V}, I_D = 12.5 \text{ A}$   |      | 0.030<br>0.035 | 0.035<br>0.040 | Ω<br>Ω                   |

Table 5. Dynamic

| Symbol   | Parameter   | Test conditions   | Min. | Тур.                 | Max. | Unit           |
|--|---|---|------|----------------------|------|----------------|
| C <sub>iss</sub><br>C <sub>oss</sub><br>C <sub>rss</sub>             | Input capacitance Output capacitance Reverse transfer capacitance | $V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$<br>$V_{GS} = 0$   | -    | 1710<br>250<br>110   |      | pF<br>pF<br>pF |
| t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> | Turn-on delay time Rise time Turn-off delay time Fall time        | $V_{DD} = 50 \text{ V}, I_{D} = 12.5 \text{ A}$ $R_{G} = 4.7 \Omega V_{GS} = 5 \text{ V}$ (see <i>Figure 13</i> ) | -    | 20<br>40<br>58<br>20 |      | ns<br>ns<br>ns |
| Q <sub>g</sub><br>Q <sub>gs</sub><br>Q <sub>gd</sub>                 | Total gate charge<br>Gate-source charge<br>Gate-drain charge      | $V_{DD}$ = 80 V, $I_{D}$ = 25 A,<br>$V_{GS}$ = 5 V, $R_{G}$ = 4.7 $\Omega$<br>(see <i>Figure 14</i> )             | -    | 38<br>8.5<br>21      | 52   | nC<br>nC<br>nC |

Table 6. Source drain diode

| Symbol              | Parameter                     | Test conditions   | Min. | Тур. | Max. | Unit |
|---------------------|-------------------------------|---|------|------|------|------|
| I <sub>SD</sub>     | Source-drain current          |   |      |      | 25   | Α    |
| I <sub>SD</sub> (1) | Source-drain current (pulsed) |   | -    |      | 100  | Α    |
| V <sub>SD</sub> (2) | Forward on voltage            | $I_{SD} = 25 \text{ A}, V_{GS} = 0$                                 | -    |      | 1.5  | V    |
| t <sub>rr</sub>     | Reverse recovery time         | $I_{SD} = 25 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$ |      | 88   |      | ns   |
| $Q_{rr}$            | Reverse recovery charge       | $V_{DD} = 50 \text{ V}, T_j = 150 ^{\circ}\text{C}$                 | -    | 317  |      | nC   |
| I <sub>RRM</sub>    | Reverse recovery current      | (see Figure 15)   |      | 7.2  |      | Α    |

<sup>1.</sup> Pulse width limited by safe operating area.

<sup>2.</sup> Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

Electrical characteristics STD25NF10LA

### 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area

Figure 3. Thermal impedance




Figure 4. Output characteristics

Figure 5. Transfer characteristics




Figure 6. Normalized breakdown voltage vs. Figure 7. Static drain-source on resistance temperature




Figure 8. Gate charge vs. gate-source voltage Figure 9. Capacitance variations




Figure 10. Normalized gate threshold voltage vs. temperature

Figure 11. Normalized on resistance vs. temperature





Figure 12. Source-drain diode forward characteristics



Test circuit STD25NF10LA

#### 3 Test circuit

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped Inductive load test circuit





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform



## 4 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

Table 7. DPAK (TO-252) mechanical data

|      | Art (10 202) mediumo | mm   |       |
|------|----------------------|------|-------|
| Dim. | Min.                 | Тур. | Max.  |
| А    | 2.20                 |      | 2.40  |
| A1   | 0.90                 |      | 1.10  |
| A2   | 0.03                 |      | 0.23  |
| b    | 0.64                 |      | 0.90  |
| b4   | 5.20                 |      | 5.40  |
| С    | 0.45                 |      | 0.60  |
| c2   | 0.48                 |      | 0.60  |
| D    | 6.00                 |      | 6.20  |
| D1   |                      | 5.10 |       |
| E    | 6.40                 |      | 6.60  |
| E1   |                      | 4.70 |       |
| е    |                      | 2.28 |       |
| e1   | 4.40                 |      | 4.60  |
| Н    | 9.35                 |      | 10.10 |
| L    | 1                    |      | 1.50  |
| L1   |                      | 2.80 |       |
| L2   |                      | 0.80 |       |
| L4   | 0.60                 |      | 1     |
| R    |                      | 0.20 |       |
| V2   | 0°                   |      | 8°    |

Figure 19. DPAK (TO-252) drawing





**577** 

0068772\_H

a. All dimensions are in millimeters

# 5 Packing mechanical data

Table 8. DPAK (TO-252) tape and reel mechanical data

|        | Таре |      |        | Reel      |      |
|--------|------|------|--------|-----------|------|
| Dim.   | m    | m    | Dim.   | mm        |      |
| Dilli. | Min. |      | Dilli. | Min.      | Max. |
| A0     | 6.8  | 7    | Α      |           | 330  |
| В0     | 10.4 | 10.6 | В      | 1.5       |      |
| B1     |      | 12.1 | С      | 12.8      | 13.2 |
| D      | 1.5  | 1.6  | D      | 20.2      |      |
| D1     | 1.5  |      | G      | 16.4      | 18.4 |
| Е      | 1.65 | 1.85 | N      | 50        |      |
| F      | 7.4  | 7.6  | Т      |           | 22.4 |
| K0     | 2.55 | 2.75 |        |           |      |
| P0     | 3.9  | 4.1  |        | Base qty. | 2500 |
| P1     | 7.9  | 8.1  |        | Bulk qty. | 2500 |
| P2     | 1.9  | 2.1  |        |           |      |
| R      | 40   |      |        |           |      |
| Ţ      | 0.25 | 0.35 |        |           |      |
| W      | 15.7 | 16.3 |        |           |      |

Figure 21. Tape for DPAK (TO-252)





Figure 22. Reel for DPAK (TO-252)



Revision history STD25NF10LA

# 6 Revision history

Table 9. Revision history

| Date        | Revision | Changes        |
|-------------|----------|----------------|
| 05-Oct-2011 | 1        | First release. |

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

