

# STD3PK50Z

### P-channel 500 V, 3 Ω typ., 2.8 A Zener-protected SuperMESH™ Power MOSFET in a DPAK package

#### Datasheet — production data

### Features

Order code	$V_{\text{DSS}}$	R <sub>DS(on)</sub> max	I <sub>D</sub>	P <sub>TOT</sub>
STD3PK50Z	500 V	< 4Ω	2.8 A	70 W


- Gate charge minimized
- Extremely high dv/dt capability
- 100% avalanche tested
- Very low intrinsic capacitance
- Improved ESD capability

### Applications


Switching applications

### Description

This device is a P-channel Zener-protected Power MOSFET developed using STMicroelectronics' SuperMESH<sup>™</sup> technology, achieved through optimization of ST's well established strip-based PowerMESH<sup>™</sup> layout. In addition to a significant reduction in on-resistance, this device is designed to ensure a high level of dv/dt capability for the most demanding applications.



#### Figure 1. Internal schematic diagram



#### Table 1. Device summary

Orde	er code	Marking	Package	Packaging
STD	3PK50Z	3PK50Z	DPAK	Tape and reel

*Note:* For the P-channel Power MOSFETs actual polarity of voltages and current has to be reversed.

Doc ID 18280 Rev 2

This is information on a product in full production.

## Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	8
4	Package mechanical data	9
5	Packaging mechanical data 1	2
6	Revision history1	4



## 1 Electrical ratings

Table 2.	Absolute	maximum	ratings
	Absolute	maximum	ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain source voltage	500	V
V <sub>GS</sub>	Gate- source voltage	± 30	V
Ι <sub>D</sub>	Drain current (continuous) at $T_C = 25 \degree C$	2.8	А
Ι <sub>D</sub>	Drain current (continuous) at $T_C = 100 \text{ °C}$	1.8	A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	11	А
P <sub>TOT</sub>	Total dissipation at $T_{C} = 25 \ ^{\circ}C$	85	W
I <sub>AR</sub>	Max current during repetitive or single pulse avalanche (pulse width limited by $\mathrm{T}_{jmax}$ )	2.8	A
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AS}$ , $V_{DD} = 50$ V)	200	mJ
dv/dt (2)	Peak diode recovery voltage slope	40	V/ns
ESD	Gate-source human body model (R = 1,5 k, C = 100 pF)	3	kV
T <sub>j</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	- 55 to 150	°C

1. Pulse width limited by safe operating area.

2.  $I_{SD} \leq$  2.8 A, di/dt  $\leq$  200 A/µs, V<sub>Peak</sub>  $\leq$  V<sub>(BR)DSS</sub>

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case max	1.47	°C/W
Rthj-pcb	Thermal resistance junction-pcb max	50	°C/W

*Note:* For the P-channel Power MOSFETs actual polarity of voltages and current has to be reversed.



### 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified)

	On/on states					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	500			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 500 V, V <sub>DS</sub> = 500 V,Tc=125 °C			1 100	μΑ μΑ
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 25 V			±10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \ \mu A$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.4 A		3	4	Ω

Table 4. On/off states	Table 4.	On/off states
------------------------	----------	---------------

#### Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance			530		pF
C <sub>oss</sub>	Output capacitance	$V_{DS}$ =50 V, f=1 MHz, $V_{GS}$ =0	-	50	-	pF
C <sub>rss</sub>	Reverse transfer capacitance			25		pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent capacitance time related	$V_{GS} = 0, V_{DS} = 0$ to 400 V	-	32	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related		-	23	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1MHz open drain	-	4.7	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 400 V, I <sub>D</sub> = 2.8 A		29		nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> =10 V	-	4.3	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 14)		15		nC

1. Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

2. energy related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Note:

For the P-channel Power MOSFETs actual polarity of voltages and current has to be reversed.



	• · · · · · · · · · · · · · · · · · · ·					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on delay time Rise time Turn-off delay time Fall time	$\label{eq:V_DD} \begin{split} V_{DD} &= 250 \ \text{V}, \ \text{I}_{D} = 1.4 \ \text{A}, \\ \text{R}_{G} &= 4.7 \ \Omega \ \text{V}_{GS} &= 10 \ \text{V} \\ \textit{(see Figure 13)} \end{split}$	-	16 15 46 26	-	ns ns ns ns

Table 6.Switching times

#### Table 7.Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub>	Source-drain current Source-drain current (pulsed)		-		2.8 11.2	mA A
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 2.8 A, V <sub>GS</sub> =0	-		1.5	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> = 2.8 A, V <sub>DD</sub> = 60 V di/dt = 100 A/µs, <i>(see Figure 15)</i>	-	220 1600 14		ns nC A
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> = 2.8 A,V <sub>DD</sub> = 60 V di/dt=100 A/μs, Tj=150 °C <i>(see Figure 15)</i>	-	280 2100 15		ns nC A

1. Pulsed: pulse duration = 300µs, duty cycle 1.5%

Table 8. Gate-source Zener of	diode
-------------------------------	-------


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$BV_{GSO}$	Gate-source breakdown voltage	lgs ± 1mA, (open drain)	30	-		V


The built-in back- to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.


*Note:* For the P-channel Power MOSFETs actual polarity of voltages and current has to be reversed.



#### **Electrical characteristics (curves)** 2.1








**Transfer characteristics** 










Figure 8. Gate charge vs gate-source voltage Figure 9. **Capacitance variations** 

Figure 10. Normalized gate threshold voltage Figure 11. Normalized on-resistance vs vs temperature

temperature





Figure 12. Maximum avalanche energy vs starting Tj



5

## 3 Test circuits

Figure 13. Switching times test circuit for resistive load





Figure 14. Gate charge test circuit

Figure 15. Test circuit for diode recovery behavior



### 4 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.



Table 9.	DPAK (TO-252) mechanical data


Dim	mm				
Dim. —	Min.	Тур.	Max.		
A	2.20		2.40		
A1	0.90		1.10		
A2	0.03		0.23		
b	0.64		0.90		
b4	5.20		5.40		
с	0.45		0.60		
c2	0.48		0.60		
D	6.00		6.20		
D1		5.10			
E	6.40		6.60		
E1		4.70			
е		2.28			
e1	4.40		4.60		
Н	9.35		10.10		
L	1		1.50		
L1		2.80			
L2		0.80			
L4	0.60		1		
R		0.20			
V2	0°		8°		





#### Figure 16. DPAK (TO-252) drawing

#### Figure 17. DPAK footprint<sup>(a)</sup>



a. All dimensions are in millimeters





## 5 Packaging mechanical data


Таре				Reel		
Dim	mm		Dim	mm		
Dim. —	Min.	Max.	Dim	Min.	Max.	
A0	6.8	7	A		330	
B0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
E	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	I	Base qty.	2500	
P1	7.9	8.1		Bulk qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				


Table 10. DPAK (TO-252) tape and reel mechanical data













Doc ID 18280 Rev 2

## 6 Revision history

Date	Revision	Changes
26-Nov-2010	1	First release.
31-Aug-2012	2	Document status promoted from preliminary data to production data. Minor text changes on the cover page.



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 18280 Rev 2