# life.augmented


# STF12N60M2

# N-channel 600 V, 0.395 Ω typ., 9 A MDmesh<sup>™</sup> M2 Power MOSFET in a TO-220FP package

Datasheet - production data

# TO-220FP

Figure 1: Internal schematic diagram



#### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ID	Ртот
STF12N60M2	600 V	0.450 Ω	9 A	25 W

- Extremely low gate charge
- Excellent output capacitance (C<sub>OSS</sub>) profile
- 100% avalanche tested
- Zener-protected

### Applications

• Switching applications

# Description

This device is an N-channel Power MOSFET developed using MDmesh<sup>™</sup> M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

#### Table 1: Device summary

Order code	Marking	Package	Packing
STF12N60M2	12N60M2	TO-220FP	Tube

DocID027908 Rev 1

This is information on a product in full production.

#### Contents

# Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	n history	12



# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	±25	V
ID <sup>(1)</sup>	Drain current (continuous) at T <sub>case</sub> = 25 °C	9	٨
ID	Drain current (continuous) at T <sub>case</sub> = 100 °C	5.7	A
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	36	А
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	25	W
dv/dt <sup>(3)</sup>	Peak diode recovery voltage slope	15	)//no
dv/dt <sup>(4)</sup>	MOSFET dv/dt ruggedness	50	V/ns
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_C = 25$ °C)	2.5	kV
T <sub>stg</sub>	Storage temperature	-55 to 150	°C
Tj	Maximum junction temperature	150	C

#### Notes:

 $^{\left( 1\right) }$  Limited by maximum junction temperature.

 $^{\left( 2\right) }$  Pulse width is limited by safe operating area.

 $^{(3)}$  I\_{SD}  $\leq 9$  A, di/dt=400 A/µs; V\_{DS}(peak) < V\_{(BR)DSS}, V\_DD = 80% V\_{(BR)DSS}.

<sup>(4)</sup>  $V_{DS} \le 480 \text{ V}.$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	5	°C AA
R <sub>thj-amb</sub>	D The much resistance is metion embiant		°C/W

#### **Table 4: Avalanche characteristics**

Symbol	Parameter	Value	Unit
I <sub>AR</sub> <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	2.6	А
E <sub>AR</sub> <sup>(2)</sup>	Single pulse avalanche energy	117	mJ

#### Notes:

 $^{\left( 1\right) }$  Pulse width limited by  $T_{jmax}.$ 

 $^{(2)}$  starting  $T_{j}$  = 25 °C,  $I_{D}$  =  $I_{AR},\,V_{DD}$  = 50 V.



# 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	600			V
	Zara gata valtaga drain	$V_{GS} = 0 V, V_{DS} = 600 V$			1	
I <sub>DSS</sub>	I <sub>DSS</sub> Zero gate voltage drain current	$V_{GS} = 0 V$ , $V_{DS} = 600 V$ , $T_{case} = 125 \ ^{\circ}C$			100	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±25 V			±10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	$V_{GS}$ = 10 V, $I_{D}$ = 4.5 A		0.395	0.450	Ω

#### Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	538	-	
Coss	Output capacitance	$V_{DS} = 100 V, f = 1 MHz,$	-	29	•	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	1.1	-	μ.
C <sub>oss</sub> (1) eq.	Equivalent output capacitance	$V_{\text{DS}}$ = 0 to 480 V, $V_{\text{GS}}$ = 0 V	-	106	-	pF
R <sub>G</sub>	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	7	-	Ω
Qg	Total gate charge	$V_{DD} = 400 \text{ V}, I_D = 9 \text{ A},$	-	16	-	
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V (see <i>Figure 15:</i>	-	2.3	-	nC
Q <sub>gd</sub>	Gate-drain charge	"Gate charge test circuit")	-	8.5	-	

#### Notes:

 $^{(1)}$   $C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Symbo I	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 4.5 \text{ A}$	-	9.2	-	
tr	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 14: "Switching times	-	9.2	-	
t <sub>d(off)</sub>	Turn-off delay time	test circuit for resistive load"	-	56	-	ns
t <sub>f</sub>	Fall time	and Figure 19: "Switching time waveform")	-	18	-	

#### Table 7: Switching times



#### STF12N60M2

#### Electrical characteristics


	Table 8: Source-drain diode							
Symbol	Symbol Parameter Test conditions		Min.	Тур.	Max.	Unit		
I <sub>SD</sub>	Source-drain current		-		9	А		
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		36	А		
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$V_{GS}$ = 0 V, $I_{SD}$ = 9 A	-		1.6	V		
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 9 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	284		ns		
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive	-	2.4		μC		
I <sub>RRM</sub>	Reverse recovery current	load switching and diode recovery times")	-	20.5		А		
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 9 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	454		ns		
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 16: "Test circuit for	-	4.8		μC		
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	21		А		


#### Notes:


 $^{\left( 1\right) }$  Pulse width is limited by safe operating area.

<sup>(2)</sup> Pulse test: pulse duration = 300  $\mu$ s, duty cycle 1.5%.
















#### **Electrical characteristics**










57

DocID027908 Rev 1

## 3 Test circuits








57

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.









DocID027908 Rev 1

#### STF12N60M2

#### Package information

M2			Package information
	Table 9: TO-220FP page	kage mechanical data	a
Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.4		4.6
В	2.5		2.7
D	2.5		2.75
E	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2



# 5 Revision history

Table 10: Document revision history

\_\_\_\_\_

Date	Revision	Changes
22-May-2015	1	First release.



#### STF12N60M2

#### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

