

P-channel -60 V, 25.5 mΩ typ., -21 A STripFET™ F6 Power MOSFET in a TO-220FP package

Datasheet - production data



Figure 1: Internal schematic diagram




Table 1: Device summary

Order code	Marking	Package	Packing
STF21P6LLF6	21P6LLF6	TO-220FP	Tape and reel

Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	P _{TOT}
STF21P6LLF6	-60 V	28.5 mΩ	-21 A	25 W

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

Applications

- Switching applications

Description

This device is a P-channel Power MOSFET developed using the STripFET™ F6 technology, with a new trench gate structure. The resulting Power MOSFET exhibits very low R_{DS(on)} in all packages.

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	8
4	Package information	9
	4.1 TO-220FP package information	10
5	Revision history	12

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	-60	V
V _{GS}	Gate-source voltage	±20	V
I _D	Drain current (continuous) at T _C = 25 °C	-21	A
I _D	Drain current (continuous) at T _C = 100 °C	-15	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	-84	A
P _{TOT}	Total dissipation at T _C = 25 °C	25	W
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T _C = 25 °C)	2.5	kV
T _{stg}	Storage temperature range	-55 to 175	°C
T _j	Operating junction temperature range		

Notes:

⁽¹⁾Pulse width limited by safe operating area.

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	6	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

2 Electrical characteristics

($T_C = 25\text{ }^\circ\text{C}$ unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0\text{ V}$, $I_D = -250\text{ }\mu\text{A}$	-60			V
I_{DSS}	Zero gate voltage Drain current	$V_{GS} = 0\text{ V}$, $V_{DS} = -60\text{ V}$			-1	μA
		$V_{GS} = 0\text{ V}$, $V_{DS} = -60\text{ V}$, $T_C = 125\text{ }^\circ\text{C}^{(1)}$			-10	μA
I_{GSS}	Gate-body leakage current	$V_{DS} = 0\text{ V}$, $V_{GS} = \pm 20\text{ V}$			± 100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = -250\text{ }\mu\text{A}$	-1		-2.5	V
$R_{DS(on)}$	Static drain-source on-resistance	$V_{GS} = -10\text{ V}$, $I_D = -10.5\text{ A}$		25.5	28.5	m Ω
		$V_{GS} = -4.5\text{ V}$, $I_D = -10.5\text{ A}$		30.5	36.5	

Notes:

⁽¹⁾Defined by design, not subject to production test.

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = -25\text{ V}$, $f = 1\text{ MHz}$, $V_{GS} = 0\text{ V}$	-	3780	-	pF
C_{oss}	Output capacitance		-	262	-	pF
C_{rss}	Reverse transfer capacitance		-	170	-	pF
Q_g	Total gate charge	$V_{DD} = -30\text{ V}$, $I_D = -21\text{ A}$, $V_{GS} = -4.5\text{ V}$ (see Figure 14: "Gate charge test circuit")	-	30	-	nC
Q_{gs}	Gate-source charge		-	10.8	-	nC
Q_{gd}	Gate-drain charge		-	10.5	-	nC
R_G	Gate input resistance	$I_D = 0\text{ A}$, gate DC bias = 0 V , $f = 1\text{ MHz}$, magnitude of alternative signal = 20 mV	-	1.7	-	Ω

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = -30\text{ V}$, $I_D = -10\text{ A}$, $R_G = 4.7\text{ }\Omega$, $V_{GS} = -10\text{ V}$ (see Figure 13: "Switching times test circuit for resistive load")	-	51.4	-	ns
t_r	Rise time		-	39	-	ns
$t_{d(off)}$	Turn-off-delay time		-	171	-	ns
t_f	Fall time		-	21	-	ns







Table 7: Source drain diode






Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{SD}^{(1)}$	Forward on voltage	$V_{GS} = 0\text{ V}$, $I_{SD} = -21\text{ A}$	-		-1.1	V
t_{rr}	Reverse recovery time	$I_{SD} = -35\text{ A}$, $di/dt = 100\text{ A}/\mu\text{s}$, $V_{DD} = -48\text{ V}$, (see <i>Figure 15: "Test circuit for inductive load switching and diode recovery times"</i>)	-	34		ns
Q_{rr}	Reverse recovery charge		-	48		nC
I_{RRM}	Reverse recovery current		-	-2.8		A

Notes:

⁽¹⁾Pulse test: pulse duration = 300 μs , duty cycle 1.5%

2.1 Electrical characteristics (curves)





For the P-channel Power MOSFET, current polarity of voltages and current have to be reversed.

3 Test circuits

Figure 13: Switching times test circuit for resistive load




Figure 14: Gate charge test circuit





Figure 15: Test circuit for inductive load switching and diode recovery times




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.1 TO-220FP package information

Figure 16: TO-220FP package outline



7012510_Rev_K_B

Table 8: TO-220FP package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.4		4.6
B	2.5		2.7
D	2.5		2.75
E	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
H	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
11-Nov-2016	1	First release.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved