

STF21P6LLF6

P-channel -60 V, 25.5 mΩ typ., -21 A STripFET™ F6 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ID	Ртот
STF21P6LLF6	-60 V	28.5 mΩ	-21 A	25 W

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

Applications

• Switching applications

Description

This device is a P-channel Power MOSFET developed using the STripFET $^{\text{TM}}$ F6 technology, with a new trench gate structure. The resulting Power MOSFET exhibits very low R_{DS(on)} in all packages.

Table 1: Device summary

Order code	Marking	Package	Packing
STF21P6LLF6	21P6LLF6	TO-220FP	Tape and reel

Contents STF21P6LLF6

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	n history	12

STF21P6LLF6 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	-60	V
V_{GS}	Gate-source voltage	±20	V
ΙD	Drain current (continuous) at T _C = 25 °C	-21	Α
ΙD	Drain current (continuous) at T _C = 100 °C	-15	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	-84	Α
Ртот	Total dissipation at $T_C = 25$ °C	25	W
Viso	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $TC = 25$ °C)	2.5	kV
T _{stg}	Storage temperature range	FF to 47F	00
Tj	Operating junction temperature range	-55 to 175	°C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	6	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	62.5	°C/W

 $[\]ensuremath{^{(1)}}\mbox{Pulse}$ width limited by safe operating area.

Electrical characteristics STF21P6LLF6

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V _{GS} = 0 V, I _D = -250 μA	-60			V
	Zaro goto voltago Drain	$V_{GS} = 0 \text{ V}, V_{DS} = -60 \text{ V}$			-1	μΑ
IDSS	Zero gate voltage Drain current	$V_{GS} = 0 \text{ V}, V_{DS} = -60 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			-10	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-1		-2.5	V
D	Static drain-source on-	V _{GS} = -10 V, I _D = -10.5 A		25.5	28.5	mΩ
R _{DS(on)}	resistance $V_{GS} = -4.5 \text{ V}, I_{D} = -10.5 \text{ A}$		30.5	36.5	11122	

Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance	\/ 25.\/	-	3780	1	pF
Coss	Output capacitance	$V_{DS} = -25 \text{ V},$ f = 1 MHz,	-	262	ı	pF
Crss	Reverse transfer capacitance	V _{GS} = 0 V	-	170	ı	pF
Qg	Total gate charge	V _{DD} = -30 V,	-	30	ı	nC
Qgs	Gate-source charge	$I_D = -21 \text{ A},$	-	10.8	-	nC
Q_{gd}	Gate-drain charge	V _{GS} = -4.5 V (see Figure 14: "Gate charge test circuit")	-	10.5	ı	nC
R _G	Gate input resistance	I _D = 0 A, gate DC bias = 0 V, f = 1 MHz, magnitude of alternative signal = 20 mV	-	1.7	-	Ω

Table 6: Switching times

Table 6: Officering times						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = -30 V,	-	51.4	-	ns
tr	Rise time	I _D = -10 A	-	39	-	ns
t _{d(off)}	Turn-off-delay time	$R_G = 4.7 \Omega$	-	171	-	ns
t _f	Fall time	Ves = -10 V (see Figure 13: "Switching times test circuit for resistive load")	-	21	-	ns

 $^{^{(1)}}$ Defined by design, not subject to production test.


Table 7: Source drain diode

	140.01.004.004.004.004.004.004.004.004.0					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = -21 A	-		-1.1	V
t _{rr}	Reverse recovery time	I _{SD} = -35 A,	ı	34		ns
Q_{rr}	Reverse recovery charge	di/dt = 100 A/μs,	-	48		nC
I _{RRM}	Reverse recovery current	V _{DD} = -48 V, (see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	-2.8		А

Notes:

 $^{^{(1)}\}text{Pulse}$ test: pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%

2.1 Electrical characteristics (curves)






Figure 4: Output characteristics

I_D(A)

V_{GS} = 10, 9, 8, 7 V

V_{GS} = 6 V


V_{GS} = 5 V


V_{GS} = 3 V

V_{GS} = 3 V

V_{GS} = 3 V

V_{GS} = 3 V








Figure 8: Static drain-source on-resistance $R_{DS(on)}$ (m Ω) 26 25.8 25.6 25.4 25.2 25 5 10 15 20 I_D (A)

Figure 9: Normalized on-resistance vs. temperature

RDS(ON) GIPG180220151321ALS

(norm.)

1.5

VGS = 10 V

0.5

-75 -25 25 75 125 T_j (°C)

Figure 10: Gate charge vs gate-source voltage

V_{GS}

ADG201020161030MT

(V)

12

10

V_{DD} = 30 V

I_D = 21 A

8

6

4

2

0

0

10

20

30


40


50

60

70

Qg (nC)







For the P-channel Power MOSFET, current polarity of voltages and current have to be reversed.

Test circuits STF21P6LLF6

3 Test circuits


Figure 13: Switching times test circuit for resistive load

Figure 14: Gate charge test circuit

Figure 14: Gate charge test circuit

Sciszeo

Figure 14: Gate charge test circuit



STF21P6LLF6 Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-220FP package information

Figure 16: TO-220FP package outline




Table 8: TO-220FP package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	4.4		4.6
В	2.5		2.7
D	2.5		2.75
Е	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

Revision history STF21P6LLF6

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
11-Nov-2016	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

