

## N-channel 40 V, 1.95 mΩ typ., 90 A, STripFET<sup>™</sup> F7 Power MOSFET in a TO-220FP package

Datasheet - preliminary data





Figure 1: Internal schematic diagram



### **Features**

Order code	$V_{\text{DS}}$	R <sub>DS(on)</sub> max.	ID
STF260N4F7	40 V	2.5 mΩ	35 W

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent figure of merit (FoM)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### **Applications**

• Switching applications

### Description

This N-channel Power MOSFET utilizes STripFET<sup>™</sup> F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

#### Table 1: Device summary

Order code	Marking	Package	Packaging
STF260N4F7	260N4F7	TO-220FP	Tube

October 2015

DocID028478 Rev 1

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

## Contents

1	Electrical ratings	3
2	Electrical characteristics	4
3	Test circuits	6
4	Package information	7
	4.1 TO-220FP package information	8
5	Revision history	10



## 1 Electrical ratings

Symbol	Parameter	Value	Unit
$V_{\text{DS}}$	Drain-source voltage	40	V
$V_{GS}$	Gate-source voltage	±20	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	90	А
ID	Drain current (continuous) at T <sub>C</sub> = 100 °C	64	А
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	360	А
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \text{ °C}$	35	W
Viso	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1s; $T_C$ = 25 °C)	2.5	kV
T <sub>stg</sub>	Storage temperature		°C
TJ	Operation junction temperature	-55 to 175	

#### Table 2: Absolute maximum ratings

#### Notes:

 $^{(1)}\mbox{Pulse}$  width limited by safe operating area

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	4.29	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.5	°C/W



## 2 Electrical characteristics

 $(T_c = 25 \text{ °C unless otherwise specified})$ 

Table 4: On /off states						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Uni t
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 250 \ \mu A$	40			V
	Zero gate voltage	$V_{GS}$ = 0 V, $V_{DS}$ = 40 V			1	μA
I <sub>DSS</sub>	drain current	$V_{GS} = 0 V, V_{DS} = 40 V$ $T_{C} = 125 \ ^{\circ}C$			100	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = + 20 V$			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	2		4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, I_D = 60 \text{ A}$		1.95	2.5	mΩ

Table 5: Dynamic						
Symbol	Symbol Parameter Test conditions			Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	5640	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1 MHz	-	2370	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{\rm GS} = 0$ V, $V_{\rm DS} = 20$ V, $1 = 1$ Will 2		34	-	pF
Qg	Total gate charge	$V_{DD} = 20 \text{ V}, \text{ I}_{D} = 120 \text{ A},$	-	67	-	nC
$Q_gs$	Gate-source charge	V <sub>GS</sub> = 10 V	-	31	I	nC
$Q_gd$	Gate-drain charge	(see Figure 3: "Test circuit for gate charge behavior")	-	10	-	nC

#### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 20 \text{ V}, \text{ I}_{D} = 60 \text{ A},$	-	30	-	ns
tr	Rise time	$R_{G} = 4.7 \ \Omega, \ V_{GS} = 10 \ V$	-	21	-	ns
$t_{d(off)}$	Turn-off delay time	(see Figure 2: "Test circuit for resistive load switching times" and Figure 7: "Switching time waveform"	-	42	-	ns
t <sub>f</sub>	Fall time		-	13	-	ns

#### Electrical characteristics


	Table 7: Source drain diode					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{SD} = 120 \text{ A}$	-	-	1.1	V
t <sub>rr</sub>	Reverse recovery time		-	68		ns
Qrr	Reverse recovery charge	$I_{SD}$ = 120 A, di/dt = 100 A/µs $V_{DD}$ = 32 V (see Figure 4: "Test circuit for inductive load switching and diode	-	98		nC
I <sub>RRM</sub>	Reverse recovery current	recovery times")	-	3		А


#### Notes:


 $^{(1)}\text{Pulsed:}$  pulse duration = 300  $\mu\text{s},$  duty cycle 1.5%



### 3 Test circuits










## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



## 4.1 TO-220FP package information



DocID028478 Rev 1



#### Package information

F/			Package information		
	Table 8: TO-220FP pa	ckage mechanical data			
Dim		mm			
Dim.	Min.	Тур.	Max.		
A	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
E	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.70		
G	4.95		5.2		
G1	2.4		2.7		
Н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		



#### **Revision history** 5

Table 9: Document revision history

Date	Revision	Changes
13-Oct-2015	1	Initial release.



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

