

## STP5NK90Z STF5NK90Z

# N-CHANNEL 900V - 2Ω - 4.5A TO-220/TO-220FP Zener-Protected SuperMESH™MOSFET

**Table 1: General Features** 

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub> I <sub>D</sub>		Pw
STP5NK90Z	900 V	< 2.5 Ω	4.5 A	125 W
STF5NK90Z	900 V	< 2.5 Ω	4.5 A (*)	30 W

- TYPICAL  $R_{DS}(on) = 2 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- IMPROVED ESD CAPABILITY
- 100% AVALANCHE RATED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING
- www.DaREPEATIBILITY

### **DESCRIPTION**

The SuperMESH™ series is obtained through an extreme optimization of ST's well established stripbased PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

#### **APPLICATIONS**

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES, ADAPTORS AND PFC

Figure 1: Package





Figure 2: Internal Schematic Diagram



**Table 2: Order Codes** 

SALES TYPE	MARKING	PACKAGE	PACKAGING
STP5NK90Z	P5NK90Z	TO-220	TUBE
STF5NK90Z	F5NK90Z	TO-220FP	TUBE

September 2005 1/12

**Table 3: Absolute Maximum ratings** 

Symbol	Parameter	Valu	ue	Unit
		STP5NK90Z	STF5NK90Z	
$V_{DS}$	Drain-source Voltage (V <sub>GS</sub> = 0)	90	0	V
$V_{DGR}$	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	90	0	V
$V_{GS}$	Gate- source Voltage	± 3	0	V
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C	4.5 4.5 (*)		Α
I <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 100°C	2.8	2.8 (*)	Α
I <sub>DM</sub> (•)	Drain Current (pulsed)	18	18 (*)	Α
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	125	30	W
	Derating Factor	1	0.24	W/°C
V <sub>ESD(G-S)</sub>	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	400	00	V
dv/dt (1)	Peak Diode Recovery voltage slope	4.5		V/ns
V <sub>ISO</sub>	Insulation Withstand Voltage (DC) - 2500		2500	V
T <sub>j</sub> T <sub>stg</sub>	Operating Junction Temperature Storage Temperature	-55 to -55 to	°C	

<sup>(•)</sup> Pulse width limited by safe operating area

### **Table 4: Thermal Data**

		TO-220	TO-220FP	
Rthj-case	Thermal Resistance Junction-case Max	1	4.2	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	62.5		°C/W
T <sub>I</sub>	Maximum Lead Temperature For Soldering Purpose	300		

### **Table 5: Avalanche Characteristics**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max)	4.5	Α
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	230	mJ

## **Table 6: Gate-Source Zener Diode**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub>	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			V

## PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

<sup>(1)</sup>  $I_{SD} \le 4.5A$ , di/dt  $\le 200A/\mu s$ ,  $V_{DD} \le V_{(BR)DSS}$ ,  $T_i \le T_{JMAX}$ .

<sup>(\*)</sup> Limited only by maximum temperature allowed

## **ELECTRICAL CHARACTERISTICS** (T<sub>CASE</sub> =25°C UNLESS OTHERWISE SPECIFIED)

## Table 7: On /Off

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	900			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125°C			1 50	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			± 10	μA
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 100 \mu A$	3	3.75	4.5	V
R <sub>DS(on</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.25 A		2	2.5	Ω

## **Table 8: Dynamic**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> = 15 V , I <sub>D</sub> = 2.25 A		4.8		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V, } f = 1 \text{ MHz, } V_{GS} = 0$		1160 105 21.5		pF pF pF
C <sub>OSS eq</sub> (3).	Equivalent Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 720 \text{ V}$		65.5		pF
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on Delay Time Rise Time Turn-off-Delay Time Fall Time	$V_{DD} = 450 \text{ V}, I_{D} = 2.2 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 19)		27 7.2 52 19		ns ns ns ns
$\begin{array}{c} Q_g \\ Q_{gs} \\ Q_{gd} \end{array}$	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 720 \text{ V}, I_D = 4.4 \text{ A},$ $V_{GS} = 10 \text{ V}$ (see Figure 22)		41.5 6.9 21.9	58	nC nC nC

## **Table 9: Source Drain Diode**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (2)	Source-drain Current Source-drain Current (pulsed)				4.5 18	A A
V <sub>SD</sub> (1)	Forward On Voltage	I <sub>SD</sub> = 4.5 A, V <sub>GS</sub> = 0			1.6	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD}$ = 4.5 A, di/dt = 100 A/ $\mu$ s $V_{DD}$ = 35V (see Figure 20)		518 3.2 12.2		ns µC A
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 4.5 \text{ A, di/dt} = 100 \text{ A/µs}$ $V_{DD} = 35\text{V, T}_{j} = 150^{\circ}\text{C}$ (see Figure 20)		712 4.66 13.1		ns µC A

<sup>(1)</sup> Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.

**47**/.

<sup>(2)</sup> Pulse width limited by safe operating area.

<sup>(3)</sup> Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDs increases from 0 to 80% VDss.

Figure 3: Safe Operating Area For TO-220




Figure 4: Safe Operating Area For TO-220FP




Figure 5: Output Characteristics




Figure 6: Thermal Impedance For TO-220




Figure 7: Thermal Impedance For TO-220FP




Figure 8: Transfer Characteristics




Figure 9: Transconductance




Figure 10: Gate Charge vs Gate-source Voltage




Figure 12: Static Drain-source On Resistance





Figure 11: Normalized Gate Threshold Voltage vs Temperature



HV23150 C(pF) f=1MHzV<sub>GS</sub>=0V 2000 1500 Ciss 1000 500 Coss 30 20 40  $V_{DS}(V)$ 

Figure 14: Normalized On Resistance vs Temperature




Figure 15: Source-Drain Forward Characteristics




Figure 16: Normalized Breakdown Voltage vs Temperature




Figure 17: Avalanche Energy vs Starting Tj




Figure 18: Unclamped Inductive Load Test Circuit




Figure 19: Switching Times Test Circuit For Resistive Load




Figure 20: Test Circuit For Inductive Load Switching and Diode Recovery Times




Figure 21: Unclamped Inductive Wafeform





Figure 22: Gate Charge Test Circuit




## STP5NK90Z - STF5NK90Z

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: <a href="https://www.st.com">www.st.com</a>

vww.DataSheet4U.com


## **TO-220FP MECHANICAL DATA**

	DIM		mm.			inch	
	DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
	Α	4.4		4.6	0.173		0.181
	В	2.5		2.7	0.098		0.106
	D	2.5		2.75	0.098		0.108
	E	0.45		0.7	0.017		0.027
	F	0.75		1	0.030		0.039
	F1	1.15		1.7	0.045		0.067
	F2	1.15		1.7	0.045		0.067
	G	4.95		5.2	0.195		0.204
	G1	2.4		2.7	0.094		0.106
	Н	10		10.4	0.393		0.409
	L2		16			0.630	
	L3	28.6		30.6	1.126		1.204
ww.DataSh	eet41 L4	9.8		10.6	.0385		0.417
ww.DataSii	L5	2.9		3.6	0.114		0.141
	L6	15.9		16.4	0.626		0.645
	L7	9		9.3	0.354		0.366
	Ø	3		3.2	0.118		0.126



## **TO-220 MECHANICAL DATA**

	DIM.		mm.			inch	<del></del>
	DIIVI.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
	Α	4.40		4.60	0.173		0.181
	b	0.61		0.88	0.024		0.034
	b1	1.15		1.70	0.045		0.066
	С	0.49		0.70	0.019		0.027
	D	15.25		15.75	0.60		0.620
	E	10		10.40	0.393		0.409
	е	2.40		2.70	0.094		0.106
	e1	4.95		5.15	0.194		0.202
	F	1.23		1.32	0.048		0.052
	H1	6.20		6.60	0.244		0.256
	J1	2.40		2.72	0.094		0.107
www.DataSh	eet4U.com	13		14	0.511		0.551
	L1	3.50		3.93	0.137		0.154
	L20		16.40			0.645	
	L30		28.90			1.137	
	øΡ	3.75		3.85	0.147		0.151
	Q	2.65		2.95	0.104		0.116



**Table 10: Revision History** 

Date	Revision	Description of Changes
24-Sep-2004	1	First release.
05-Oct-2004	2	Complete datasheet
06-Sep-2005	3	Inserted Ecopack indication

www.DataSheet4LL.com

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

All other names are the property of their respective owners

© 2005 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America