

STF9NK60ZD, STP9NK60ZD

N-channel 600 V - 0.85 Ω - 7 A - TO-220FP, TO-220 SuperFREDMesh™ Power MOSFET

Datasheet - obsolete product





Figure 1. Internal schematic diagram



Features

Туре	V _{DS}	R _{DS(on)} max.	I _D	P _{TOT}
STF9NK60ZD	600 V	< 0.95 Ω	7 A	30 W
STP9NK60ZD	600 V	< 0.95 Ω	7 A	125 W

- · Very high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- · Low intrinsic capacitances
- Fast internal recovery diode

Application

Switching applications

Description

The SuperFREDMesh™ series associates all advantages of reduced on-resistance, Zener gate protection and very high dv/dt capability with a fast body-drain recovery diode. Such series complements the "FDmesh™" advanced technology.

Table 1. Device summary

Order code	Marking	Package	Packaging
STF9NK60ZD	F9NK60ZD	TO-220FP	Tube
STP9NK60ZD	P9NK60ZD	TO-220	Tube

Contents

1	Electrical ratings	. 3
2	Electrical characteristics	. 5 . 7
3	Test circuits	10
4	Package mechanical data	11
5	Revision history	15
0050	Electrical characteristics 2.1 Electrical characteristics (curves) Test circuits Package mechanical data Revision history	

1 Electrical ratings

Table 2. Absolute maximum ratings

		Valu		
Symbol	Parameter	TO-220	TO-220FP	Unit
V _{DS}	Drain-source voltage	600)	V
V _{GS}	Gate-source voltage	± 3	0	V
I _D	Drain current (continuous) at T _C = 25 °C	7	7 ⁽¹⁾	Α
I _D	Drain current (continuous) at T _C = 100 °C	4.3	4.3 ⁽¹⁾	Α
I _{DM} ⁽²⁾	Drain current (pulsed)	28	28 ⁽¹⁾	Α
P _{TOT}	Total dissipation at T _C = 25 °C	125	30	W
	Derating factor	1	0.24	W/°C
V _{ESD(G-S)}	Gate-source ESD (HBM-C=100 pF, R=1.5 kΩ)	400	0	V
dv/dt (3)	Peak diode recovery voltage slope	15	j	V/ns
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; T _C = 25 °C)	3	2500	V
T _j T _{stg}	Operating junction temperature Storage temperature	-55 to	150	°C

- 1. Limited only by maximum temperature allowed.
- 2. Pulse width limited by safe operating area.
- 3. $I_{SD} \leq$ 7 A, di/dt \leq 500 A/ μ s, V_{DD} = 80% $V_{(BR)DSS}$.

Table 3. Thermal data

Symbol	Parameter	Valu	Unit	
Symbol	Farameter	TO-220	TO-220FP	Onit
R _{thj-pcb}	Thermal resistance junction-pcb max. (when mounted on minimum footprint)	30		°C/W
R _{thj-case}	Thermal resistance junction-case max.	1	4.16	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max.	62.5		°C/W
T _I	Maximum lead temperature for soldering purpose	300		°C

Table 4. Avalanche characteristics

Symbol Parameter		Max. value	Unit
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_j max.)	7	Α
E _{AS}	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	235	mJ

Obsolete Producits). Obsolete Producits)

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 5. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	600			V
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V_{DS} = max. rating V_{DS} = max. rating, T_{C} = 125 °C			1 50	μA μA
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	2.5	3.5	4.5	٧
R _{DS(on)}	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, I_D = 3.5 \text{ A}$	70	0.85	0.95	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
g _{fs} ⁽¹⁾	Forward transconductance	V _{DS} = 15 V _, I _D = 3.5 A	-	5.3		S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz, V}_{GS} = 0$	-	1110 135 30		pF pF pF
C _{oss eq} ⁽²⁾	Equivalent output capacitance	V _{GS} = 0, V _{DS} = 0 to 480 V	-	72		pF
$egin{array}{c} Q_{g} \ Q_{gs} \ Q_{gd} \end{array}$	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 480 \text{ V}, I_D = 7 \text{ A},$ $V_{GS} = 10 \text{ V}$ (see Figure 17)	-	41 8.7 21	53	nC nC nC

^{1.} Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%.

^{2.} $C_{oss\ eq}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r t _{d(off)} t _f	Turn-on delay time Rise time Turn-off-delay time Fall time	$V_{DD} = 300 \text{ V}, I_{D} = 3.5 \text{ A}$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ Figure 16	-	11.4 13.6 23.1 15	-	ns ns ns
t _{r(Voff)} t _f t _C	Off-voltage rise time Fall time Cross-overtime	$V_{DD} = 480 \text{ V}, I_{D} = 7 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ Figure 16	-	11 8 20	-	ns ns ns

Table 8. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		0		7	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)				28	Α
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 7 A, V _{GS} = 0	-		1.6	V
t _{rr}	Reverse recovery time	$I_{SD} = 7 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		130		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 30 \text{ V}$	-	550		nC
I _{RRM}	Reverse recovery current	Figure 21		8.4		Α
t _{rr}	Reverse recovery time	$I_{SD} = 7 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s}$		176		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 30 \text{ V}, T_j = 150 ^{\circ}\text{C}$	-	880		nC
I_{RRM}	Reverse recovery current	Figure 21		10		Α

- 1. Pulse width limited by safe operating area.
- 2. Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%.

Table 9. Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BV _{GSO} ⁽¹⁾	Gate-source breakdown voltage	Igs=± 1 mA (open drain)	30			V

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

2.1 Electrical characteristics (curves)

Figure 2. Safe operating area for TO-220

Figure 3. Thermal impedance for TO-220







Figure 4. Safe operating area for TO-220FP

Figure 5. Thermal impedance for TO-220FP








Figure 6. Output characteristics

Figure 7. Transfer characteristics





47/

1.05

0.95

0.9

-50

Figure 8. Normalized B_{VDSS} vs temperature

Figure 9. Static drain-source on-resistance




Figure 10. Gate charge vs gate-source voltage

0

50

100

150 T∫℃




Figure 11. Capacitance variations




Figure 12. Normalized gate threshold voltage vs temperature





Figure 13. Normalized on-resistance vs temperature



8/16 DocID025006 Rev 1

Figure 14. Source-drain diode forward characteristics





Figure 15. Maximum avalanche energy vs temperature



3 Test circuits

Figure 16. Switching time test circuit for resistive load

Figure 17. Gate charge test circuit




Figure 18. Test circuit for inductive load switching and diode recovery times

Figure 19. Unclamped inductive load test circuit





Figure 20. Unclamped inductive waveform

Figure 21. Switching time waveform



10/16 DocID025006 Rev 1

4 Package mechanical data

n order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Table 10. TO-220 type A mechanical data

	Dim		mm	
	Dim.	Min.	Тур.	Max.
	А	4.40		4.60
	b	0.61		0.88
	b1	1.14		1.70
	С	0.48		0.70
	D	15.25		15.75
	D1		1.27	
	E	10		10.40
	е	2.40	WS	2.70
	e1	4.95		5.15
	F	1.23		1.32
	H1	6.20		6.60
	J1	2.40		2.72
	L	13		14
	L1	3.50		3.93
	L20		16.40	
\ 0	L30		28.90	
-0/6	ØP	3.75		3.85
psole	Q	2.65		2.95

øΡ Ε D <u>D1</u> L20 L30 305018 P(b1(X3) <u>L</u>1 - *b (Х3)* 0015988_typeA_Rev_T

Figure 22. TO-220 drawing

Table 11. TO-220FP mechanical data

	Dim	mm		
	Dim.	Min.	Тур.	Max.
	Α	4.4		4.6
	В	2.5		2.7
	D	2.5		2.75
	E	0.45		0.7
	F	0.75		1
	F1	1.15		1.70
	F2	1.15		1.70
	G	4.95		5.2
	G1	2.4		2.7
	Н	10	0	10.4
	L2		16	
	L3	28.6	16/	30.6
	L4	9.8	60,	10.6
	L5	2.9	100	3.6
	L6	15.9		16.4
	L7	9		9.3
	Dia	3		3.2
Jbsole	tePro	due		

Ф Dia *L2 L7* L3 F1 L4 F2 Ε -G1-7012510_Rev_K_B

Figure 23. TO-220FP drawing

5 Revision history

Table 12. Document revision history

Date	Revision	Changes
19-Jul-2013	1	First release. The part numbers STF9NK60ZD and STP9NK60ZD were previously included in datasheet with DocID9573.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

16/16 DocID025006 Rev 1

