

#### STFI20NK50Z

# N-channel 500 V, 0.23 Ω 17 A Zener-protected SuperMESH<sup>TM</sup> Power MOSFET in I<sup>2</sup>PAKFP package

Datasheet — production data

#### **Features**

Туре	V <sub>DSS</sub>	oss R <sub>DS(on)</sub> max		P <sub>TOT</sub>
STFI20NK50Z	500 V	< 0.27 Ω	17 A	40 W

- Fully insulated and low profile package with increased creepage path from pin to heatsink plate
- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized

#### **Applications**

■ Switching applications

#### **Description**

This device is an N-channel Zener-protected Power MOSFET developed using STMicroelectronics' SuperMESH™ technology, achieved through optimization of ST's well-established strip-based PowerMESH™ layout. In addition to a significant reduction in onresistance, this device is designed to ensure a high level of dv/dt capability for the most demanding applications.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STFI20NK50Z	20NK50Z	I <sup>2</sup> PAKFP (TO-281)	Tube

Contents STFI20NK50Z

## **Contents**

1	Electrical ratings 3
2	Electrical characteristics 4
	2.1 Electrical characteristics (curves)
3	Test circuits9
4	Package mechanical data
5	Revision history

STFI20NK50Z Electrical ratings

## 1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	500	V
V <sub>GS</sub>	Gate-source voltage	± 30	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	17 <sup>(1)</sup>	Α
I <sub>D</sub>	I <sub>D</sub> Drain current (continuous) at T <sub>C</sub> = 100 °C		Α
I <sub>DM</sub> <sup>(2)</sup> Drain current (pulsed)		68	Α
P <sub>TOT</sub> Total dissipation at T <sub>C</sub> = 25 °C		40	W
ESD Gate-source human body model (R=1,5 kΩ C=100 pF)		6	kV
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_C$ = 25 °C)	2500	V
dv/dt <sup>(3)</sup> Peak diode recovery voltage slope		4.5	V/ns
T <sub>stg</sub>	T <sub>stg</sub> Storage temperature		°C
T <sub>j</sub>	Max operating junction temperature	150	°C

<sup>1.</sup> Limited by maximum junction temperature.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	3.1	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.5	°C/W

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub> <sup>(1)</sup>	Repetitive or non repetitive avalanche current	17	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>J</sub> =25 °C, I <sub>D</sub> =I <sub>AR</sub> , V <sub>DD</sub> =50 V)	850	mJ

<sup>1.</sup> Limited by maximum junction temperature.

<sup>2.</sup> Pulse width limited by safe operating area.

<sup>3.</sup>  $I_{SD}$  < 17 A, di/dt < 200 A/ $\mu$ s,  $V_{DD}$  =80%  $V_{(BR)DSS}$ 

Electrical characteristics STFI20NK50Z

## 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage (V <sub>GS</sub> = 0)	I <sub>D</sub> =1 mA	500			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = 500 V V <sub>DS</sub> = 500 V, T <sub>C</sub> = 125 °C			1 50	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			± 10	μА
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 8.5 \text{ A}$		0.23	0.27	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 <sub>fs</sub> <sup>(1)</sup>	Forward transconductance	$V_{DS} = 15 \text{ V}, I_D = 8.5 \text{ A}$	-	13		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25 \text{ V, } f = 1 \text{ MHz,}$ $V_{GS} = 0$	-	2600 328 72		pF pF pF
Coss eq. (2)	Equivalent output capacitance	V <sub>DS</sub> =0, V <sub>DS</sub> = 0 to 640 V	-	187		pF
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD} = 250 \text{ V}, I_D = 8.5 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 15</i> )	-	28 20 70 15		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 400 \text{ V}, I_D = 17 \text{ A},$ $V_{GS} = 10 \text{ V}$ (see Figure 16)	-	85 15.5 42	119	nC nC nC

<sup>1.</sup> Pulsed: pulse duration=300µs, duty cycle 1.5%

<sup>2.</sup>  $C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current Source-drain current (pulsed)		-		17 68	A A
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD} = 17 \text{ A}, V_{GS} = 0$	-		1.6	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD}$ = 17 A, di/dt = 100 A/µs $V_{R}$ = 100 V (see <i>Figure 17</i> )	-	355 3.90 22		ns μC Α
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD}$ = 17 A, di/dt = 100 A/µs $V_{R}$ = 100 V, Tj = 150 °C (see <i>Figure 17</i> )	-	440 5.72 26		ns μC Α

- 1. Pulsed: pulse duration=300µs, duty cycle 1.5%
- 2. Pulse width limited by safe operating area.

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)GSO</sub>	Gate-source breakdown voltage $(I_D = 0)$	I <sub>GS</sub> = ± 1mA	30		-	V

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

Electrical characteristics STFI20NK50Z

#### 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area




Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics




Figure 6. Transconductance




Figure 7. Static drain-source on resistance





Figure 8. Gate charge vs gate-source voltage Figure 9. **Capacitance variations** 







Figure 10. Normalized gate threshold voltage Figure 11. Normalized on resistance vs vs temperature

temperature








Figure 12. Maximum avalanche energy vs temperature


Figure 13. Normalized B<sub>VDSS</sub> vs temperature





Electrical characteristics STFI20NK50Z

Figure 14. Source-drain diode forward characteristic



STFI20NK50Z Test circuits

## 3 Test circuits

Figure 15. Switching times test circuit for resistive load

Figure 16. Gate charge test circuit




Figure 17. Test circuit for inductive load switching and diode recovery times

Figure 18. Unclamped inductive load test circuit





Figure 19. Unclamped inductive waveform

Figure 20. Switching time waveform



# 4 Package mechanical data


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

10/13 Doc ID 019007 Rev 3

Table 9. I<sup>2</sup>PAKFP (TO-281) mechanical data

Dim.		mm	
Dim.	Min.	Тур.	Max.
Α	4.40		4.60
В	2.50		2.70
D	2.50		2.75
D1	0.65		0.85
E	0.45		0.70
F	0.75		1.00
F1			1.20
G	4.95	-	5.20
Н	10.00		10.40
L1	21.00		23.00
L2	13.20		14.10
L3	10.55		10.85
L4	2.70		3.20
L5	0.85		1.25
L6	7.30		7.50

Figure 21. I<sup>2</sup>PAKFP (TO-281) drawing



4

Revision history STFI20NK50Z

# 5 Revision history

Table 10. Document revision history

Date	Revision	Changes
01-Jul-2011	1	First release.
11-Nov-2011	2	Figure 2: Safe operating area and Figure 3: Thermal impedance have been added.
20-Mar-2012	3	Document status promoted from preliminary data to production data.  The package name has been updated.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

