


Dual supply, quad SPDT switch, 1.8 V and 3.3 V logic input compatible



QFN20 (4x4 mm)

Features


- Wide operating voltage range
 - Total voltage: 2.7 V to 15.5 V
 - Positive supply: 2.7 V to 5.5 V
 - Negative supply: down to -12 V
- Break before make feature
- Quad channel with one control pin for all switches
- Inhibit pin to set the switches in high impedance
- Benefits
 - GaN and LDMOS compatible
 - Compatible with 1.8 V and 3.3 V standard logic levels

Applications

- 5G telecom infrastructure
- Remote radio unit LDMOS and GaN
- Gain selection for instrumentation

Description

The **STG1218** is a quad channel analog switch (SPDT), which is able to accommodate with positive and negative voltages. Each channel has an independent selection pin, and a common inhibit pin. Thanks to its large operating voltage range and low R_{on} , this switch can fit many applications such as RRU (both LDMOS and GaN solutions). It is also a good operational amplifier companion chip used with a standard 3.3 V single supply operation for gain selection. In addition, it has the versatility to be compatible with 3.3 V and 1.8 V logic standard thresholds.




Product status link

STG1218

1 Pin description, block diagram and truth table


1.1 Pin description

Figure 1. Pin connections (top view)

Table 1. Pin description

Pin	Pin name	Description
20, 2	1S1, 1S2	Independent inputs / outputs
7, 5	2S1, 2S2	
10, 12	3S1, 3S2	
16, 14	4S1, 4S2	
1, 6, 11, 15	D1, D2, D3, D4	Common inputs / outputs
19, 8, 9, 17	SEL1, SEL2, SEL3, SEL4	Control pins. Operate only when INH is low. If SEL _i is high, D _i is connected to iS1. If SEL _i is low, D _i is connected to iS2
18	INH	Inhibit pin. Set all switches OFF when set to high. Set the switches according to SEL _i pins when set to low
4	GND	Ground (0 V)
13	VDD	Positive supply voltage
3	VSS	Negative supply voltage
Exposed pad		This pad is electrically connected to VSS

1.2 Block diagram

Figure 2. Block diagram



1.3 Truth table

Table 2. Truth table

INH	SELi	iS1	iS2
L	H	ON ⁽¹⁾	OFF ⁽²⁾
L	L	OFF ⁽²⁾	ON ⁽¹⁾
H	X ⁽³⁾	OFF ⁽²⁾	OFF ⁽²⁾

1. Connected to Di
2. High impedance
3. Do not care

2 Absolute maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameters ⁽¹⁾	Value	Unit
V _{DD}	Positive supply voltage	-0.3 to 6.0	V
V _{SS}	Negative supply voltage	-13 to 0.3	V
V _{DD} - V _{SS}	Total supply voltage	-0.3 to 16	V
V _{INH}	DC inhibit pin ⁽²⁾	-0.3 to V _{DD} +0.3	V
V _{SEL}	DC control input voltage ⁽²⁾	-0.3 to V _{DD} +0.3	V
V _S	DC input voltage (pins iS1, iS2) ⁽²⁾	V _{SS} -0.3 to V _{DD} +0.3	V
V _D	DC output voltage (pin Di) ⁽²⁾	V _{SS} -0.3 to V _{DD} +0.3	V
I _{INH}	DC input diode current on INH pin ⁽²⁾	±10	mA
I _{SEL}	DC input diode current on SELi pins ⁽²⁾	±10	mA
I _{IK}	DC input diode current (pins iS1, iS2) ⁽²⁾	±10	mA
I _{OK}	DC output diode current (pin Di) ⁽²⁾	±10	mA
I _O	DC output current (pins iS1, iS2, Di), Top = 25 °C	±150	mA
I _{OP}	Peak output current (pins iS1, iS2, Di) 1 ms pulse, 10% duty cycle, Top = 25 °C	±450	mA
T _{stg}	Storage temperature	-65 to +150	°C
T _j	Maximum junction temperature	150	°C
R _{th-ja}	Thermal resistance junction-to-ambient ⁽³⁾	45	°C / W
P _d	Continuous power dissipation ⁽⁴⁾ T _{op} = 70 °C	1.78	W
ESD	HBM: human body model ⁽⁵⁾	4	kV
	CDM: charged device model ⁽⁶⁾	1.5	kV

1. All voltage values are with respect to ground, unless otherwise specified.
2. Voltage and current limited whichever occurs first.
3. R_{th-ja} is a typical value, obtained with PCB according to the standard JEDEC 2s2p without vias.
4. The maximum continuous power dissipation is: (150 °C - Top)/R_{th-ja}. In each switch, the power dissipation is R_{ON}*I², where I is the current through the switch. The overall power dissipation is the sum of the power dissipation in each switch. For example, if T_{op} is 110 °C, considering the max. R_{ON} at the power supply voltage used is 14 Ω, and that you want to source the maximum of current in 3 switches at the same time while the fourth is unused, then this maximum current is :

$$\sqrt{\frac{T_{jmax} - T_{op}}{3 * R_{on} * R_{thja}}} = \sqrt{\frac{150 - 110}{3 * 14 * 45}} = 145mA$$

In any case, the DC output current condition should be satisfied.
5. Human body model: HBM test according to the standard ESDA/JEDEC JS-001-2017.
6. Charged device model: CDM test according to the standard AEC-Q100-011.

Table 4. Operating conditions

Symbol	Parameter	Value
V_{DD}	Positive supply voltage	2.7 to 5.5 V
V_{SS}	Negative supply voltage	-12 to 0 V
V_{DD-VSS}	Total supply voltage	2.7 to 15.5 V
V_S	Input voltage (iS1, iS2 pins)	V_{SS} to V_{DD}
V_D	Output voltage (Di pin)	V_{SS} to V_{DD}
V_{INH}	Inhibit input voltage	0 V to V_{DD}
V_{SEL}	Control input voltage	0 V to V_{DD}
T_{op}	Operating temperature	-40 to 125 °C

3 Electrical characteristics

$V_{SEL} = 0\text{ V}$ or V_{DD} , $V_{INH} = 0\text{ V}$, typical characteristics are given at $T_{op} = 25\text{ °C}$ and min./max. values cover full temperature range (unless otherwise specified).

Table 5. DC electrical characteristics

Symbol	Parameters and conditions		Specific conditions	Min.	Typ.	Max.	Unit	
Digital inputs								
V_{IH}	High level input voltage SELi and INH pins		$2.7\text{ V} < V_{DD} < 5\text{ V}$	1.2		V_{DD}	V	
			$5\text{ V} < V_{DD} < 5.5\text{ V}$	1.23		V_{DD}		
V_{IL}	Low level input voltage SELi and INH pins		$2.7\text{ V} < V_{DD} < 5\text{ V}$	0		0.45	V	
			$5\text{ V} < V_{DD} < 5.5\text{ V}$	0		0.4		
I_{IH}, I_{IL}	Control input leakage current SELi and INH pins, 0 V or V_{DD}	$T_{op} = 25\text{ °C}$	$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$		± 5		nA	
			$V_{DD} = 3.3\text{ V}, V_{SS} = -12\text{ V}$		± 5			
			$V_{DD} = 3.3\text{ V}, V_{SS} = -8\text{ V}$		± 5			
		$T_{min.} < T_{op} < T_{max.}$	$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$			100		
			$V_{DD} = 3.3\text{ V}, V_{SS} = -12\text{ V}$			100		
			$V_{DD} = 3.3\text{ V}, V_{SS} = -8\text{ V}$			100		
Power supply								
I_{VDD}	Positive quiescent supply current All channels $V_S = V_{SS}$ or V_{DD}		$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$		5	30	μA	
			$V_{DD} = 3.3\text{ V}, V_{SS} = -12\text{ V}$		5	30		
			$V_{DD} = 3.3\text{ V}, V_{SS} = -8\text{ V}$		5	30		
I_{VSS}	Negative quiescent supply current All channels $V_S = V_{SS}$ or V_{DD}		$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$		0.01	20	μA	
			$V_{DD} = 3.3\text{ V}, V_{SS} = -12\text{ V}$		0.01	20		
			$V_{DD} = 3.3\text{ V}, V_{SS} = -8\text{ V}$		0.01	20		
Switch								
R_{ONpeak}	Max. switch ON-resistance $V_S = V_{SS}$ to V_{DD} , $I = 10\text{ mA}$		$V_{DD} = 5\text{ V}, V_{SS} = -10.5\text{ V}$		3.6	7.5	Ω	
			$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$		6.4	14		
			$V_{DD} = 4.5\text{ V}, V_{SS} = 0\text{ V}$		7	14		
			$V_{DD} = 3\text{ V}, V_{SS} = -12\text{ V}$		3.7	8		
			$V_{DD} = 3\text{ V}, V_{SS} = -10\text{ V}$		3.9	8		
			$V_{DD} = 3\text{ V}, V_{SS} = -8\text{ V}$		4.2	8		
R_{FLATON}	ON-resistance flatness $V_S = V_{SS}$ to V_{DD} , $I = 10\text{ mA}$		$V_{DD} = 5\text{ V}, V_{SS} = -10.5\text{ V}$		1	4.2	Ω	
			$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$		1.2	5		
			$V_{DD} = 4.5\text{ V}, V_{SS} = 0\text{ V}$		1.2	5.4		
			$V_{DD} = 3\text{ V}, V_{SS} = -12\text{ V}$		1	4.3		
			$V_{DD} = 3\text{ V}, V_{SS} = -10\text{ V}$		1	4.7		
			$V_{DD} = 3\text{ V}, V_{SS} = -8\text{ V}$		1	4.8		

Symbol	Parameters and conditions	Specific conditions	Min.	Typ.	Max.	Unit
ΔR_{ON}	ON-resistance mismatch Max. delta between 8 R_{ON} values of the device (4 channels x 2 positions) $V_S = V_{SS}$ to V_{DD} , $I = 10$ mA	$V_{DD} = 5$ V, $V_{SS} = -10.5$ V		0.3	0.5	Ω
		$V_{DD} = 5$ V, $V_{SS} = 0$ V		0.3	0.5	
		$V_{DD} = 4.5$ V, $V_{SS} = 0$ V		0.3	0.5	
		$V_{DD} = 3$ V, $V_{SS} = -12$ V		0.3	0.5	
		$V_{DD} = 3$ V, $V_{SS} = -10$ V		0.3	0.5	
		$V_{DD} = 3$ V, $V_{SS} = -8$ V		0.3	0.5	
$\Delta R_{ON}/\Delta T$	ON-resistance temperature coefficient (worst case between $T_{min.}$ to 25 °C and 25 °C to $T_{max.}$ considered) $V_S = V_{SS}$ to V_{DD} , $I = 10$ mA	$V_{DD} = 5$ V, $V_{SS} = -10.5$ V		16		m Ω /°C
		$V_{DD} = 5$ V, $V_{SS} = 0$ V		28		
		$V_{DD} = 4.5$ V, $V_{SS} = 0$ V		30		
		$V_{DD} = 3$ V, $V_{SS} = -12$ V		16		
		$V_{DD} = 3$ V, $V_{SS} = -10$ V		18		
		$V_{DD} = 3$ V, $V_{SS} = -8$ V		19		
I_{SOFF}	S_n OFF leakage current $V_D = V_{SS}$ to V_{DD} , $V_S = V_{SS}$ to V_{DD} $V_{SEL} = 0$ V for iS1, $V_{SEL} = V_{DD}$ for iS2	$V_{DD} = 5$ V, $V_{SS} = 0$ V		0.001	1.5	μ A
		$V_{DD} = 3.3$ V, $V_{SS} = -12$ V		0.001	1.5	
		$V_{DD} = 3.3$ V, $V_{SS} = -8$ V		0.001	1.5	
I_{DOFF}	DOFF leakage current $V_D = V_{SS}$ to V_{DD} , $V_S = V_{SS}$ to V_{DD} $V_{SEL} = 0$ V for iS1, $V_{SEL} = V_{DD}$ for iS2	$V_{DD} = 5$ V, $V_{SS} = 0$ V		0.001	2.5	μ A
		$V_{DD} = 3.3$ V, $V_{SS} = -12$ V		0.001	2.5	
		$V_{DD} = 3.3$ V, $V_{SS} = -8$ V		0.001	2.5	
I_{DON}	DON leakage current $V_D = V_{SS}$ to V_{DD} , $V_S = V_{SS}$ to V_{DD} , $V_{SEL} = 0$ V for iS2, $V_{SEL} = V_{DD}$ for iS2	$V_{DD} = 5$ V, $V_{SS} = 0$ V		0.001	1.5	μ A
		$V_{DD} = 3.3$ V, $V_{SS} = -12$ V		0.001	1.5	
		$V_{DD} = 3.3$ V, $V_{SS} = -8$ V		0.001	1.5	

V_{INH} = 0 V, typical characteristics are given at T_{op} = 25 °C and min./max. values cover full temperature range (unless otherwise specified).

Table 6. AC electrical characteristics

Symbol	Parameters and conditions	Specific conditions	Min.	Typ.	Max.	Unit
t _{PLH} , t _{PHL}	Propagation delay V _{SEL} = 0 V for iS2, V _{SEL} = V _{DD} for iS1 V _S square 0 V to 1.5 V when V _{SS} = 0 V, V _S square 0 V to -2.5 V when V _{SS} < 0 V, R _L = 50 Ω, C _L = 50 pF, 50% to 50%	V _{DD} = 5 V, V _{SS} = 0 V		0.8		ns
		V _{DD} = 3.3 V, V _{SS} = -12 V		0.7		
		V _{DD} = 3.3 V, V _{SS} = -8 V		0.7		
t _{ONS1} (SEL)	Turn ON S1 time SEL pin V _{S1} = V _{SS} or V _{DD} , V _{S2} floating V _{SEL} step 0 V to V _{DD} R _L = 300 Ω, C _L = 20 pF, 50% to 90% of V _{S1}	V _{DD} = 5 V, V _{SS} = 0 V	105	162	320	ns
		V _{DD} = 3.3 V, V _{SS} = -12 V	160	255	490	
		V _{DD} = 3.3 V, V _{SS} = -8 V	160	255	490	
t _{ONS2} (SEL)	Turn ON S2 time SEL pin V _{S2} = V _{SS} or V _{DD} , V _{S1} floating V _{SEL} step V _{DD} to 0 V R _L = 300 Ω, C _L = 20 pF 50% to 90% of V _{S2}	V _{DD} = 5 V, V _{SS} = 0 V	370	555	855	ns
		V _{DD} = 3.3 V, V _{SS} = -12 V	390	556	815	
		V _{DD} = 3.3 V, V _{SS} = -8 V	390	555	810	
t _{OFFS1} (SEL)	Turn OFF S1 time SEL pin V _{S1} = V _{SS} or V _{DD} , V _{S2} floating V _{SEL} step V _{DD} to 0 V R _L = 300 Ω, C _L = 20 pF 50% to 90% of V _{S1}	V _{DD} = 5 V, V _{SS} = 0 V	310	501	850	ns
		V _{DD} = 3.3 V, V _{SS} = -12 V	285	455	700	
		V _{DD} = 3.3 V, V _{SS} = -8 V	285	455	700	
t _{OFFS2} (SEL)	Turn OFF S2 time SEL pin V _{S2} = V _{SS} or V _{DD} , V _{S1} floating V _{SEL} step 0 V to V _{DD} , R _L = 300 Ω, C _L = 20 pF 50% to 90% of V _{S2}	V _{DD} = 5 V, V _{SS} = 0 V	70	100	195	ns
		V _{DD} = 3.3 V, V _{SS} = -12 V	100	155	290	
		V _{DD} = 3.3 V, V _{SS} = -8 V	100	152	290	
t _{ONS1} (SEL) Skew	Turn ON time SEL pin skew max. (t _{ONIS1}) - min. (t _{ONIS1})	V _{DD} = 5 V, V _{SS} = 0 V		2		ns
		V _{DD} = 3.3 V, V _{SS} = -12 V		3		
		V _{DD} = 3.3 V, V _{SS} = -8 V		3		

Symbol	Parameters and conditions	Specific conditions	Min.	Typ.	Max.	Unit
t_{ONS2} (SEL) Skew	Turn ON time SEL pin skew max.(t_{ONIS2}) -min.(t_{ONIS2})	$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$		87		ns
		$V_{DD} = 3.3\text{ V}, V_{SS} = -12\text{ V}$		59		
		$V_{DD} = 3.3\text{ V}, V_{SS} = -8\text{ V}$		59		
t_{OFFS1} (SEL) Skew	Turn OFF time SEL pin skew max.(t_{OFFIS1}) -min.(t_{OFFIS1})	$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$		89		ns
		$V_{DD} = 3.3\text{ V}, V_{SS} = -12\text{ V}$		63		
		$V_{DD} = 3.3\text{ V}, V_{SS} = -8\text{ V}$		63		
t_{OFFS2} (SEL) Skew	Turn OFF time SEL pin skew max.(t_{OFFIS2}) -min.(t_{OFFIS2})	$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$		1		ns
		$V_{DD} = 3.3\text{ V}, V_{SS} = -12\text{ V}$		1		
		$V_{DD} = 3.3\text{ V}, V_{SS} = -8\text{ V}$		1		
t_{ONS1} (INH)	Turn ON time INH pin $V_S = V_{SS}$ or V_{DD} $V_{SEL} = V_{DD}$ V_{INH} step V_{DD} to 0 V, $R_L = 300\ \Omega, C_L = 20\text{ pF}$, 50% to 90% of V_S	$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$	270	710	915	ns
		$V_{DD} = 3.3\text{ V}, V_{SS} = -12\text{ V}$	180	665	750	
		$V_{DD} = 3.3\text{ V}, V_{SS} = -8\text{ V}$	270	660	930	
t_{ONS2} (INH)	Turn ON time INH pin $V_S = V_{SS}$ or V_{DD} $V_{SEL} = 0\text{ V}$ V_{INH} step V_{DD} to 0 V, $R_L = 300\ \Omega, C_L = 20\text{ pF}$, 50% to 90% of V_S	$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$	270	563	915	ns
		$V_{DD} = 3.3\text{ V}, V_{SS} = -12\text{ V}$	180	415	620	
		$V_{DD} = 3.3\text{ V}, V_{SS} = -8\text{ V}$	245	415	915	
t_{OFF} (INH)	Turn OFF time INH pin $V_S = V_{SS}$ or V_{DD} $V_{SEL} = 0\text{ V}$ for iS2, $V_{SEL} = V_{DD}$ for iS1, V_{INH} step V_{DD} to 0 V, $R_L = 300\ \Omega, C_L = 20\text{ pF}$, 50% to 90% of V_S	$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$	25	37	65	ns
		$V_{DD} = 3.3\text{ V}, V_{SS} = -12\text{ V}$	25	34	65	
		$V_{DD} = 3.3\text{ V}, V_{SS} = -8\text{ V}$	25	33	65	
t_D	Break before make time delay, V_{SEL} step 0 V to V_{DD} 20 pF//300 Ω , 90% to 90%	$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V},$ $V_S = 1.5\text{ V}$	35	62	115	ns
		$V_{DD} = 3.3\text{ V}, V_{SS} = -12\text{ V},$ $V_S = 2.5\text{ V}$	60	108	200	
		$V_{DD} = 3.3\text{ V}, V_{SS} = -8\text{ V},$ $V_S = 2.5\text{ V}$	60	109	200	
Q	Charge injection $C_L = 1\text{ nF}, R_L = 1\text{ M}\Omega$, $f = 500\text{ kHz}, iS1 = 0\text{ V}, iS2$ floating V_{SEL} step 0 V to V_{DD} square waveform, or $iS1$ floating, $iS2 = 0\text{ V}$	$V_{DD} = 5\text{ V}, V_{SS} = 0\text{ V}$		48		pC
		$V_{DD} = 3.3\text{ V}, V_{SS} = -12\text{ V}$		220		
		$V_{DD} = 3.3\text{ V}, V_{SS} = -8\text{ V}$		140		

Symbol	Parameters and conditions	Specific conditions	Min.	Typ.	Max.	Unit
Q	V _{SEL} step V _{DD} to 0 V square waveform					pC
C _{SOFF}	OFF channel capacitance	V _{DD} = 5 V, V _{SS} = 0 V		25		pF
	V _{SEL} = 0 V for iS1 capacitance	V _{DD} = 3.3 V, V _{SS} = -12 V		16		
	V _{SEL} = V _{DD} for iS2 capacitance	V _{DD} = 3.3 V, V _{SS} = -8 V		18		
C _{SON} , C _{DON}	ON channel capacitance	V _{DD} = 5 V, V _{SS} = 0 V		66		pF
	V _{SEL} = 0 V for iS2 capacitance	V _{DD} = 3.3 V, V _{SS} = -12 V		62		
	V _{SEL} = V _{DD} for iS1 capacitance V _{SEL} = 0 V or V _{DD} for D capacitance	V _{DD} = 3.3 V, V _{SS} = -8 V		57		
OIRR	OFF isolation 20log(V _D /V _S)	V _{DD} = 5 V, V _{SS} = 0 V		-66		dB
		V _{DD} = 3.3 V, V _{SS} = -12 V		-66		
	V _{SEL} = 0 V and 50 Ω on iS1 for iS1 test, V _{SEL} = V _{DD} and 50 Ω on iS2 for iS2 test, R _L = 50 Ω, C _L = 5 pF, V _S = 1 V _{rms} , f = 1 MHz For those cases with V _{SS} = 0 V a DC bias is added to AC signal and set to V _{DD} /2	V _{DD} = 3.3 V, V _{SS} = -8 V		-66		
X _{talk}	Crosstalk 20log(V _{Si} /V _{Sj})	V _{DD} = 5 V, V _{SS} = 0 V		-66		dB
		V _{DD} = 3.3 V, V _{SS} = -12 V		-66		
	V _{SEL} = 0 V and 50 Ω on iS1 for iS2 test, V _{SEL} = V _{DD} and 50 Ω on iS2 for iS1 test, R _L = 50 Ω, C _L = 5 pF, V _S = 1 V _{rms} , f = 1 MHz For those cases with V _{SS} = 0 V a DC bias is added to AC signal and set to V _{DD} /2	V _{DD} = 3.3 V, V _{SS} = -8 V		-66		
B _W	-3 dB bandwidth	V _{DD} = 5 V, V _{SS} = 0 V	150	200		MHz
	V _{SEL} = 0 V for iS2 test, V _{SEL} = V _{DD} for iS1 test, R _L = 50 Ω, C _L = 5 pF, V _S = 0 dBm	V _{DD} = 3.3 V, V _{SS} = -12 V	150	200		
	For those cases with V _{SS} = 0 V a DC bias is added to AC signal and set to V _{DD} /2	V _{DD} = 3.3 V, V _{SS} = -8 V	150	200		

4 Electrical characteristics curves





Figure 3. ON-resistance vs. S or D voltage for different power supply voltage

Figure 4. ON-resistance vs. power supply voltage

Figure 5. ON-resistance vs. S or D voltage for $V_{DD} / V_{SS} = 4.5\text{V} / 0\text{V}$

Figure 6. ON-resistance vs. S or D voltage for $V_{DD} / V_{SS} = 5\text{V} / 0\text{V}$






Figure 7. ON-resistance vs. S or D voltage for $V_{DD}/V_{SS} = 3\text{ V}/-8\text{ V}$

Figure 8. ON-resistance vs. S or D voltage for $V_{DD}/V_{SS} = 3\text{ V}/-12\text{ V}$

Figure 9. ON-resistance vs. S or D voltage for $V_{DD}/V_{SS} = 5\text{ V}/-10.5\text{ V}$

Figure 10. I_{DD} vs. logic voltage at 25°C , V_{Select} swept for two switches, the two others left grounded


Figure 11. I_{SS} vs. logic voltage at 25 °C, V_{Select} swept for two switches, the two others left grounded




Figure 12. I_{DD} vs. logic voltage at -40 °C, V_{Select} swept for two switches, the two others left grounded




Figure 13. I_{SS} vs. logic voltage at -40 °C, V_{Select} swept for two switches, the two others left grounded




Figure 14. I_{DD} vs. logic voltage at 125 °C, V_{Select} swept for two switches, the two others left grounded








Figure 15. I_{SS} vs. logic voltage at 125 °C, V_{Select} swept for two switches, the two others left grounded

Figure 16. Leakage currents at 25 °C

Figure 17. Leakage currents at -40 °C

Figure 18. Leakage currents at 125 °C









Figure 19. $T_{ONS1}(\text{SEL})$ vs. temperature

Figure 20. $T_{ONS2}(\text{SEL})$ vs. temperature

Figure 21. $T_{OFFS1}(\text{SEL})$ vs. temperature

Figure 22. $T_{OFFS2}(\text{SEL})$ vs. temperature

Figure 23. Bandwidth

Figure 24. OFF isolation


Figure 25. Crosstalk



5 Test circuits







Figure 26. Input threshold voltage test circuit

Figure 27. Input threshold

Figure 28. Control input leakage current test circuit

Figure 29. ON-resistance, flatness and mismatch test circuit

Figure 30. OFF and ON leakage currents test circuit

Figure 31. OFF leakage current test circuit








Figure 32. Propagation delay test circuit

Figure 33. Propagation delay timing

Figure 34. Turn-on time, turn-off time and skew on SEL pin and charge injection test circuit

Figure 35. Turn-on time and turn-off time on SEL pin timing

Figure 36. Charge injection timing

Figure 37. Turn-on time, turn-off time on INH pin test circuit


Figure 38. Turn-on time, turn-off time on INH pin timing




Figure 39. Break before make test circuit




Figure 40. Break before make timing




Figure 41. OFF isolation test circuit






Figure 42. Crosstalk test circuit



use network analyzer (50 Ω serial resistor on source signal)

Figure 43. Bandwidth test circuit



use network analyzer (50 Ω serial resistor on source signal)





Figure 46. C_{DON} test circuit



6 Application information

The device should be properly decoupled with 100 nF capacitors connected electrically and physically close to each power supply pin (V_{DD} and V_{SS}); the other terminal of the capacitor being connected to the ground plane. In order to obtain the best performance of the device, a proper layout should be done in order to minimize the impact of parasitic inductance to avoid significant Ldi/dt overshoot voltages. Trace length should be minimized. If the application is switching DC signals, adding decoupling capacitors on the S or D pins connected to these sources is also a good practice. Unused analog pins (D_i , $iS1$, $iS2$) can either be left floating or connected to ground (or any other fixed voltage compatible with the operating table). Digital pins (SEL_i and INH) must be connected to either 0 V or V_{DD} . It is recommended to solder the exposed pad to a copper plane on PCB at V_{SS} potential to obtain a better thermal impedance (but it can also be left open). When used for gain selection of an inverting gain amplification stage, it is recommended to place the switch directly on the inverting pin of the op amp (and not on the other side of R_g resistor). Indeed, as the input common mode voltage is fixed, the voltage on the analog switch is constant on all the channels, regardless of the analog signal being amplified. Therefore, even if the gain is reduced because of the R_{on} ($-R_f/(R_{on}+R_g)$), it is not modulated by its flatness which is not null.

7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

7.1 QFN20 (4x4 mm) package information

Figure 47. QFN20 (4x4 mm) package outline





Table 7. QFN20 (4x4 mm) mechanical data

Symbol	Milimeters		
	Min.	Typ.	Max.
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3		0.20	
b	0.18	0.25	0.30
D		4.00	
E		4.00	
e		0.50	
D2	2.30	2.45	2.55
E2	2.30	2.45	2.55
K	0.20		
L	0.20	0.30	0.40
aaa		0.05	
bbb		0.10	
ccc		0.10	
ddd		0.05	
eee		0.08	

Figure 48. QFN20 (4x4 mm) recommended footprint



8 Ordering information

Table 8. Order code

Order code	Temp. range	Package	Marking
STG1218IQT	-40 °C to 125 °C	QFN20 (4x4 mm)	W100

Revision history

Table 9. Document revision history

Date	Version	Changes
29-Jun-2021	1	Initial release.
07-Jul-2021	2	Updated Section 3 Electrical characteristics and Section 4 Electrical characteristics curves .
02-Dec-2021	3	Updated Section 4 Electrical characteristics curves .

Contents

1	Pin description, block diagram and truth table	2
1.1	Pin description	2
1.2	Block diagram	3
1.3	Truth table	3
2	Absolute maximum ratings	4
3	Electrical characteristics	6
4	Electrical characteristics curves	11
5	Test circuits	17
6	Application information	21
7	Package information	22
7.1	QFN20 (4x4 mm) package information	22
8	Ordering information	24
	Revision history	25

List of tables

Table 1.	Pin description	2
Table 2.	Truth table	3
Table 3.	Absolute maximum ratings	4
Table 4.	Operating conditions	5
Table 5.	DC electrical characteristics	6
Table 6.	AC electrical characteristics	8
Table 7.	QFN20 (4x4 mm) mechanical data	23
Table 8.	Order code	24
Table 9.	Document revision history	25

List of figures

Figure 1.	Pin connections (top view)	2
Figure 2.	Block diagram	3
Figure 3.	ON-resistance vs. S or D voltage for different power supply voltage.	11
Figure 4.	ON-resistance vs. power supply voltage.	11
Figure 5.	ON-resistance vs. S or D voltage for $V_{DD} / V_{SS} = 4.5 \text{ V}/0 \text{ V}$	11
Figure 6.	ON-resistance vs. S or D voltage for $V_{DD} / V_{SS} = 5 \text{ V}/0 \text{ V}$	11
Figure 7.	ON-resistance vs. S or D voltage for $V_{DD} / V_{SS} = 3 \text{ V}/-8 \text{ V}$	12
Figure 8.	ON-resistance vs. S or D voltage for $V_{DD} / V_{SS} = 3 \text{ V}/-12 \text{ V}$	12
Figure 9.	ON-resistance vs. S or D voltage for $V_{DD} / V_{SS} = 5 \text{ V}/-10.5 \text{ V}$	12
Figure 10.	I_{DD} vs. logic voltage at 25 °C, V_{Select} swept for two switches, the two others left grounded	12
Figure 11.	I_{SS} vs. logic voltage at 25 °C, V_{Select} swept for two switches, the two others left grounded	13
Figure 12.	I_{DD} vs. logic voltage at -40 °C, V_{Select} swept for two switches, the two others left grounded	13
Figure 13.	I_{SS} vs. logic voltage at -40 °C, V_{Select} swept for two switches, the two others left grounded.	13
Figure 14.	I_{DD} vs. logic voltage at 125 °C, V_{Select} swept for two switches, the two others left grounded	13
Figure 15.	I_{SS} vs. logic voltage at 125 °C, V_{Select} swept for two switches, the two others left grounded	14
Figure 16.	Leakage currents at 25 °C	14
Figure 17.	Leakage currents at -40 °C	14
Figure 18.	Leakage currents at 125 °C	14
Figure 19.	$T_{ONS1}(SEL)$ vs. temperature.	15
Figure 20.	$T_{ONS2}(SEL)$ vs. temperature.	15
Figure 21.	$T_{OFFS1}(SEL)$ vs. temperature	15
Figure 22.	$T_{OFFS2}(SEL)$ vs. temperature	15
Figure 23.	Bandwidth	15
Figure 24.	OFF isolation	15
Figure 25.	Crosstalk	16
Figure 26.	Input threshold voltage test circuit	17
Figure 27.	Input threshold	17
Figure 28.	Control input leakage current test circuit.	17
Figure 29.	ON-resistance, flatness and mismatch test circuit	17
Figure 30.	OFF and ON leakage currents test circuit.	17
Figure 31.	OFF leakage current test circuit	17
Figure 32.	Propagation delay test circuit	18
Figure 33.	Propagation delay timing	18
Figure 34.	Turn-on time, turn-off time and skew on SEL pin and charge injection test circuit.	18
Figure 35.	Turn-on time and turn-off time on SEL pin timing.	18
Figure 36.	Charge injection timing	18
Figure 37.	Turn-on time, turn-off time on INH pin test circuit.	18
Figure 38.	Turn-on time, turn-off time on INH pin timing.	19
Figure 39.	Break before make test circuit.	19
Figure 40.	Break before make timing	19
Figure 41.	OFF isolation test circuit	19
Figure 42.	Crosstalk test circuit	19
Figure 43.	Bandwidth test circuit.	19
Figure 44.	C_{SON} test circuit	20
Figure 45.	C_{SOFF} test circuit	20
Figure 46.	C_{DON} test circuit	20
Figure 47.	QFN20 (4x4 mm) package outline.	22
Figure 48.	QFN20 (4x4 mm) recommended footprint	23

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved