


1200 V, 35 A, trench gate field-stop, M series, low-loss IGBT die in D7 packing



Features

- 10 µs of short-circuit withstand time
- Low $V_{CE(sat)} = 1.85 \text{ V (typ.)} @ I_C = 35 \text{ A}$
- Positive V_{CE(sat)} temperature coefficient
- · Tight parameter distribution
- Maximum junction temperature: T_J = 175 °C

Applications

- Motor control
- Industrial drives
- PFC

EGCD

- UPS
- Solar
- · General purpose inverter

Description

This device is an IGBT developed using an advanced proprietary trench gate field-stop structure. The device is part of the M series IGBTs, which represent an optimal balance between inverter system performance and efficiency where low-loss and short-circuit functionality are essential. Furthermore, the positive $V_{\text{CE(sat)}}$ temperature coefficient and tight parameter distribution result in safer paralleling operation.

Product status
STG35M120F3D7

Product summary				
Order code	STG35M120F3D7			
V _{CE}	1200 V			
I _{CN}	35 A			
Die size	6.44 x 5.74 mm ²			
Packing	D7			



1 Mechanical parameters

Table 1. Mechanical parameters

Parameter		Value	Unit	
Die size including scribe line		6.44 x 5.74	mm²	
Wafer size		200	mm	
Maximum possible dice per v	vafer	690	dice	
Die thickness		110	μm	
Front-side passivation		Silicon nitride		
Emitter pad size including gate pad	x2	5.42 x 2.22	mm²	
Gate pad size		0.82 x 1.20	mm²	
Front-side metallization	Composition	AlCu		
1 Tont-side metaliization	Thickness	4.5	μm	
Back-side metallization	Composition	AI/Ti/ľ	NiV/Ag	
Back-Side metalization	Thickness	0.65	μm	
Die bond		Electrically conductive	ve glue or soft solder	
Recommended wire bonding		≤500	μm	

DS12463 - Rev 1 page 2/9



2 Electrical ratings

Table 2. Absolute maximum ratings (T_J = 25 °C, unless otherwise specified)

Symbol	Parameter	Value	Unit
V _{CES}	Collector-emitter voltage (V _{GE} = 0 V)	1200	V
V_{GE}	Gate-emitter voltage	±20	V
I _{CN} ⁽¹⁾	Continuous collector current at T = 100 °C	35	А
I _{CP} ⁽¹⁾⁽²⁾ Pulsed collector current		105	Α
t _{sc} ⁽³⁾	Short-circuit withstand time, V_{CC} = 600 V, V_{GE} = 15 V, $V_{CE(peak)} \le$ 1200 V, $T_{Jstart} \le$ 150 °C	10	μs
TJ	Operating junction temperature range	-55 to 175	°C

^{1.} Nominal collector current for die packaged in ST power module solution. Current level depends on the assembly thermal properties and is limited by maximum junction temperature.

Table 3. Static characteristics (tested on wafer unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{BR(CES)}	Collector-emitter breakdown voltage	I _C = 1 mA, V _{GE} = 0 V	1200			V
V _{CE(sat)}	Collector-emitter saturation voltage	V _{GE} = 15 V, I _C = 15 A			1.9	V
V _{GE(th)}	Gate threshold voltage	$V_{CE} = V_{GE}$, $I_C = 1 \text{ mA}$	5	6	7	V
I _{CES}	Collector cut-off current	V _{CE} = 1200 V, V _{GE} = 0 V			100	μΑ
I _{GES}	Gate-emitter leakage current	V _{GE} = ±20 V, V _{CE} = 0 V			±500	nA

Table 4. Electrical characteristics (not tested at chip level, verified by design/characterization)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		V _{GE} = 15 V, I _C = 35 A	-	1.95	2.45	V
V _{CE(sat)} (terminal)	Collector-emitter saturation voltage	$V_{GE} = 15 \text{ V}, I_{C} = 35 \text{ A},$ $T_{J} = 150 ^{\circ}\text{C}$	-	2.3	-	V
C _{ies}	Input capacitance	V _{CE} = 25 V, f = 1 MHz, V _{GF} = 0 V	-	2154	-	nF
C _{oes}	Output capacitance		-	164	-	nF
C _{res}	Reverse transfer capacitance	VGE - 0 V	-	86	-	nF
Qg	Total gate charge	$V_{CC} = 960 \text{ V}, I_C = 35 \text{ A},$ $V_{GE} = -15 \text{ to } 15 \text{ V}$	-	163	-	nC

DS12463 - Rev 1 page 3/9

^{2.} Pulse width limited by maximum junction temperature.

^{3.} Not tested at chip level, verified by design/characterization.



Table 5. Switching characteristics on inductive load (not tested at chip level, verified by design/characterization)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(off)}	Turn-off delay time	$V_{CE} = 600 \text{ V}, I_{c} = 35 \text{ A},$ $V_{GF} = \pm 15 \text{ V}, R_{G} = 10 \Omega$	-	135	-	ns
t _f	Current fall time		-	133	-	ns
E _{off} (1)	Turn-off switching energy	VGE - 110 V, NG - 10 12	-	1.83	-	mJ
t _{d(off)}	Turn-off delay time	V_{CC} = 600 V, I_{c} = 35 A, V_{GE} = ±15 V, R_{G} = 10 Ω ,	-	140	-	ns
t _f	Current fall time		-	224	-	ns
E _{off} (1)	Turn-off switching energy	T _J = 150 °C	-	2.85	-	mJ

^{1.} Including the tail of the collector current.

Note:

Switching characteristics and thermal properties are strongly dependent on the module design and the mounting technology. Please refer to A2C35S12M3 or A2C35S12M3-F datasheets for further information.

DS12463 - Rev 1 page 4/9




3 Die layout

Figure 1. Die outline and dimensions (in mm)

Table 6. Die delivery

Package option	Description	Details
D7	Wafer (8 inches) tested, inked, cut on sticky foil on 10.8" (276 mm) ring (see the following figure)	The wafer (8 inches) is held by a ring protected by two carton shells placed inside a plastic vacuum-sealed envelope. The maximum number of wafers for each package is 5, weight is about 3.7 kg.

Figure 2. D7 drawing and die orientation



DS12463 - Rev 1 page 5/9



4 Additional information

4.1 Additional testing and screening

For customers requiring products supplied as known good die (KGD) or requiring specific die level testing, please contact the local ST sales office.

If KGD is requested, the shipping delivery is D8.

4.2 Shipping

Several shipping options are offered, consult the local ST sales office for availability:

- Die on film sticky foil suffix on sales type D7
- · Carrier tape suffix on sales type D8

4.3 Handling

- Products must be handled at ESD safe workstations only. Standard ESD precautions and safe work environments are as defined in MIL-HDBK-263.
- Products must be handled in a class 1000 only or better designated clean room environment.
- Singular die is not to be handled with tweezers. A vacuum wand with a non-metallic ESD protected tip should be used.

4.4 Wafer/die and storage

Once packaging is opened, it can be stored at 21 °C ±3 °C for 1 year after shipment and dice must be stored in a dry, inert atmosphere, such as nitrogen. After the customer opens the package, the customer is responsible for the products. The above storage conditions come from "JEDEC Standard JESD 49 Procurement Standard for Known Good Die".

DS12463 - Rev 1 page 6/9



Revision history

Table 7. Document revision history

Date	Version	Changes
20-Feb-2018	1	Initial release. The document status is production data.

DS12463 - Rev 1 page 7/9



Contents

1	Mech	anical parameters	2		
2	Electi	rical ratings	3		
3	Die layout				
4	Addit	ional information	6		
	4.1	Additional testing and screening	6		
	4.2	Shipping	6		
	4.3	Handling	6		
	4.4	Wafer/die and storage	6		
Rev	ision h	nistory	7		



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved

DS12463 - Rev 1 page 9/9