

STK1743 nvTime™ 8K x 8 AutoStore[™] nvSRAM with Real-Time Clock

FEATURES

- Data Integrity of Simtek nvSRAM Combined with Full-Featured Real-Time Clock
- Stand-Alone Nonvolatile Memory and Time-Keeping Solution—No Other Parts Required
- No Batteries to Fail
- Fast 25ns. 35ns and 45ns Access Times
- Software- and AutoStore[™]-Controlled **Nonvolatile Cycles**
- Year 2000 Compliant with Leap Year Compensation
- 24-Hour BCD Format
- 100-Year Data Retention over Full Industrial **Temperature Range**
- Full 30-Day RTC Operation on Each Power Loss
- Single 5V ± 10% Power Supply

BLOCK DIAGRAM

V_{CC} EEPROM ARRAY 128 x 512 A_5 STORE/ POWER STORE RECALL DECODER A₆ CONTROL CONTROL A-7 STATIC RAM RECÁLL A₈ ARRAY SOFTWARE 128 x 512 = A₀ - A₁₂ Ag DETECT ROW A₁₁ A₁₂ DQ₀ RTC COLUMN I/O BUFFERS DQ₁ COLUMN DEC DQ₂ DQ_3 DQ₄ INPUT - A₀ -- A₁₂ MUX DQ_5 $A_0 A_1 A_2 A_3 A_4 A_{10}$ DQ_6 DQ7 G E W

DESCRIPTION

The Simtek STK1743 DIP module houses 64Kb of nonvolatile static RAM, a real-time clock (RTC) with crystal and a high-value capacitor to support systems that require high reliability and ease of manufacturing. READ and WRITE access to all RTC functions and the memory is the same as a conventional x 8 SRAM. The highest eight addresses of the RAM support clock registers for centuries, years, months, dates, days, hours, minutes and seconds.

Independent data resides in the integral EEPROM at all times. Automatic RECALL on power up transfers the EEPROM data to the SRAM, while an automatic STORE on power down transfers SRAM data to the EEPROM. A software RECALL and STORE are also possible on user command. *nvTime*[™] allows unlimited accesses to SRAM, unlimited RECALLs and 10⁶ STORES.

PIN CONFIGURATIONS

ADVANCE

				-
	1	28	⊐ v _{cc}	
A ₁₂ □	2	27	\square W	
A ₇ 🗆	3	26	□ NC	
$A_6 \square$	4	25	$\Box A_8$	
A ₅ □	5	24	🗆 A ₉	
$A_4 \square$	6	23	□ A ₁₁	
$A_3 \square$	7	22	⊐G	
$A_2 \square$	8	21	□ A ₁₀	
$A_1 \square$	9	20	ΞĒ	
$A_0 \square$	10	19	$\Box DQ_7$	600 mil
$DQ_0 \square$	11	18	$\Box DQ_6$	Dual
$DQ_1 \square$	12	17	$\Box DQ_5$	
$DQ_2 \square$	13	16	$\Box DQ_4$	In-Line
V _{SS} 🗆	14	15	$\Box DQ_3$	Module

PIN NAMES

A ₀ - A ₁₂	Address Inputs
W	Write Enable
DQ ₀ - DQ ₇	Data In/Out
Ē	Chip Enable
G	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground

STK1743

ABSOLUTE MAXIMUM RATINGS^a

Voltage on Input Relative to V _{SS} 0.6V t	o (V _{CC} + 0.5V)
Voltage on DQ ₀₋₇ 0.5V t	o (V _{CC} + 0.5V)
Temperature under Bias	55°C to 125°C
Storage Temperature	65°C to 150°C
Power Dissipation.	1W
DC Output Current (1 output at a time, 1s duration) .	15mA

DC CHARACTERISTICS

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

$(V_{CC} = 5.0V \pm 10\%)$

CYMPOL	DADAMETED	COMM	ERCIAL	INDU	STRIAL		NOTES
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I _{CC1} ^b	Average V _{CC} Current		85 80 75		95 85 80	mA mA mA	$t_{AVAV} = 25ns$ $t_{AVAV} = 35ns$ $t_{AVAV} = 45ns$
Icc2c	Average V _{CC} Current during STORE		6		7	mA	All Inputs Don't Care, V _{CC} = max
I _{CC3} b	Average V_{CC} Current at t_{AVAV} = 200ns		15		15	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels
I _{CC4} c	Average V _{CC} Current during <i>AutoStore</i> ™ Cycle		4		4	mA	All Inputs Don't Care
I _{SB1} ^d	Average V _{CC} Current (Standby, Cycling TTL Input Levels)		30 26 23		31 27 24	mA mA mA	$\begin{array}{l} t_{AVAV} = 25ns, \overline{E} \geq V_{IH} \\ t_{AVAV} = 35ns, \overline{E} \geq V_{IH} \\ t_{AVAV} = 45ns, \overline{E} \geq V_{IH} \end{array}$
I _{SB2} ^d	V _{CC} Standby Current (Standby, Stable CMOS Input Levels)		3		3	mA	$\label{eq:constraint} \begin{split} \overline{E} &\geq (V_{CC} - 0.2V) \\ \text{All Others } V_{IN} &\leq 0.2V \text{ or } \geq (V_{CC} - 0.2V) \end{split}$
I _{ILK}	Input Leakage Current		±1		±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC}
I _{OLK}	Off-State Output Leakage Current		±5		±5	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC} , \overline{E} or $\overline{G} \ge V_{IH}$
VIH	Input Logic "1" Voltage	2.2	V _{CC} + .5	2.2	V _{CC} + .5	V	All Inputs
V _{IL}	Input Logic "0" Voltage	V _{SS} – .5	0.8	V _{SS} – .5	0.8	V	All Inputs
V _{OH}	Output Logic "1" Voltage	2.4		2.4		V	I _{OUT} =-4mA
V _{OL}	Output Logic "0" Voltage		0.4		0.4	V	I _{OUT} = 8mA
T _A	Operating Temperature	0	70	-40	85	°C	

Note b: I_{CC_1} and I_{CC_3} are dependent on output loading and cycle rate. The specified values are obtained at minimum cycle with outputs unloaded. Note c: I_{CC_2} and I_{CC_4} are the average currents required for the duration of the respective *STORE* cycles (t_{STORE}). Note d: $E \ge V_{IH}$ will not produce standby current levels until any nonvolatile cycle in progress has timed out.


AC TEST CONDITIONS


Input Pulse Levels 0V to 3V
Input Rise and Fall Times ≤ 5ns
Input and Output Timing Reference Levels
Output Load

CAPACITANCE^e $(T_A = 25^{\circ}C, f = 1.0MHz)$

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS		
C _{IN}	Input Capacitance	10	pF	$\Delta V = 0$ to 3V		
C _{OUT}	Output Capacitance	12	pF	$\Delta V = 0$ to 3V		

Note e: These parameters are guaranteed but not tested.






READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$


	SYME	BOLS	DADAMETED	STK1	743-25	STK1743-35		STK1743-45		UNITS
NO.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t _{ELQV}	t _{ACS}	Chip Enable Access Time		25		35		45	ns
2	t _{AVAV} f	t _{RC}	Read Cycle Time	25		35		45		ns
3	t _{AVQV} g	t _{AA}	Address Access Time		25		35		45	ns
4	t _{GLQV}	t _{OE}	Output Enable to Data Valid		10		15		20	ns
5	t _{AXQX} g	t _{OH}	Output Hold after Address Change	5		5		5		ns
6	t _{ELQX}	t _{LZ}	Chip Enable to Output Active	5		5		5		ns
7	t _{EHQZ} h	t _{HZ}	Chip Disable to Output Inactive		10		13		15	ns
8	t _{GLQX}	t _{OLZ}	Output Enable to Output Active	0		0		0		ns
9	t _{GHQZ} h	t _{OHZ}	Output Disable to Output Inactive		10		13		15	ns
10	t _{ELICCH} e	t _{PA}	Chip Enable to Power Active	0		0		0		ns
11	t _{EHICCL} d, e	t _{PS}	Chip Disable to Power Standby		25		35		45	ns

Note f: \overline{W} must be high during SRAM READ cycles and low during SRAM WRITE cycles. Note g: I/O state assumes \overline{E} , $\overline{G} \leq V_{IL}$ and $\overline{W} \geq V_{IH}$; device is continuously selected. Note h: Measured \pm 200mV from steady state output voltage.

READ CYCLE #1: Address Controlled^{f, g}



READ CYCLE #2: E Controlled^f




WRITE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$


	SYMBOLS			DADAMETED	STK17	43-25	STK1743-35		STK1743-45		
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t _{AVAV}	t _{AVAV}	t _{WC}	Write Cycle Time	25		35		45		ns
13	t _{WLWH}	t _{WLEH}	t _{WP}	Write Pulse Width	20		25		30		ns
14	t _{ELWH}	t _{ELEH}	t _{CW}	Chip Enable to End of Write	20		25		30		ns
15	t _{DVWH}	t _{DVEH}	t _{DW}	Data Set-up to End of Write	10		12		15		ns
16	t _{WHDX}	t _{EHDX}	t _{DH}	Data Hold after End of Write	0		0		0		ns
17	t _{AVWH}	t _{AVEH}	t _{AW}	Address Set-up to End of Write	20		25		30		ns
18	t _{AVWL}	t _{AVEL}	t _{AS}	Address Set-up to Start of Write	0		0		0		ns
19	t _{WHAX}	t _{EHAX}	t _{WR}	Address Hold after End of Write	0		0		0		ns
20	t _{WLQZ} h, i		t _{WZ}	Write Enable to Output Disable		10		13		15	ns
21	t _{WHQX}		tow	Output Active after End of Write	5		5		5		ns

Note i: If \overline{W} is low when \overline{E} goes low, the outputs remain in the high-impedance state. Note j: \overline{E} or \overline{W} must be $\ge V_{IH}$ during address transitions.

WRITE CYCLE #1: W Controlled



WRITE CYCLE #2: E Controlled^j




 $(V_{CC} = 5.0V \pm 10\%)$

AutoStore[™] / POWER-UP RECALL

NO.	SYMBOLS	PARAMETER	STK	1743	UNITS	NOTES
NO.	Standard	FARAMEIER	MIN	MAX		
22	^t RESTORE	Power-Up RECALL Duration		550	μs	k
23	^t STORE	STORE Cycle Duration		10	ms	g
24	^t DELAY	Time Allowed to Complete SRAM Cycle	1		μs	g
25	V _{SWITCH}	Low Voltage Trigger Level	4.0	4.5	V	
26	V _{RESET}	Low Voltage Reset Level		3.9	V	

Note k: $t_{RESTORE}$ starts from the time V_{CC} rises above V_{SWITCH} .

AutoStore™ / POWER-UP RECALL



SOFTWARE MODE SELECTION

E	w	A ₁₂ - A ₀ (hex)	MODE	I/O	NOTES
		0000	Read SRAM	Output Data	
		1555	Read SRAM	Output Data	
		0AAA	Read SRAM	Output Data	
L	н	1FFF	Read SRAM	Output Data	I
		10F0	Read SRAM	Output Data	
		0F0F	Nonvolatile STORE	Output High Z	
		0000	Read SRAM	Output Data	
		1555	Read SRAM	Output Data	
		0AAA	Read SRAM	Output Data	
L	н	1FFF	Read SRAM	Output Data	I
		10F0	Read SRAM	Output Data	
		0F0E	Nonvolatile RECALL	Output High Z	

Note I: The six consecutive addresses must be in the order listed. W must be high during all six consecutive cycles to enable a nonvolatile cycle.

SOFTWARE CYCLES #1 & #2^{m, n}


 $(V_{CC} = 5.0V \pm 10\%)$

NO.	SYMBOLS	DADAMETED	STK17	743-25	STK17	743-35	STK17	UNITS	
NO.	#1	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
27	t _{AVAV}	STORE/RECALL Initiation Cycle Time	25		35		45		ns
28	t _{AVEL} m	Address Set-up Time	0		0		0		ns
29	t _{ELEH} m	Clock Pulse Width	20		25		30		ns
30	t _{ELAX} g, m	Address Hold Time	20		20		20		ns
31	^t RECALL	RECALL Duration		20		20		20	μs

Note m: The software sequence is clocked with \overline{E} controlled reads.

Note n: The six consecutive addresses must be in the order listed in the Software Mode Selection Table: (0000, 1555, 0AAA, 1FFF, 10F0, 0F0F) for a STORE cycle or (0000, 1555, 0AAA, 1FFF, 10F0, 0F0E) for a RECALL cycle. W must be high during all six consecutive cycles.

SOFTWARE CYCLE: E Controlled



DEVICE OPERATION

The STK1743 is an 8K x 8 nonvolatile static RAM with a full-function real-time clock (RTC). The data integrity is secured in EEPROM, not subject to battery or capacitor discharge. The real-time clock registers reside in the eight uppermost RAM locations, and contain century, year, month, date, day, hour, minute and second data in 24-hour BCD format. Corrections for the day of the month and leap years are made automatically. This nonvolatile time-keeping RAM is functionally similar to any JEDEC standard 8K x 8 SRAM.

The RTC registers are double-buffered to avoid access of incorrect data that could otherwise occur during clock update cycles. The double-buffered system prevents time loss by maintaining internal clock operation while time register data is accessed. The STK1743 contains integral power-fail circuitry that deselects the device when $V_{\rm CC}$ drops below $V_{\rm SWITCH}$.

The STK1743 is a pin-compatible replacement for the ST Microelectronics M48T08 and the Dallas Semiconductor DS1743, but without the limitations of an embedded lithium battery. The Simtek device uses a double-layer high-value capacitor to maintain RTC operation on power down for at least 30 days. The part can be soldered directly onto printed circuit boards and handled without concern for damaging or discharging internal batteries. Unlike some other RTCs, the STK1743 is Year 2000-compliant.

NOISE CONSIDERATIONS

Note that the STK1743 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately 0.1 μ F connected between V_{cc} and V_{ss}, using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

SRAM AND RTC READ

The STK1743 performs a READ cycle whenever \overline{E} and \overline{G} are low and \overline{W} is high. The address specified on pins A₀₋₁₂ determines which of the 8,192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ cycle #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at t_{ELQV} or at t_{GLQV} , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought high or \overline{W} is brought low.

Note that the eight most significant bytes of the address space are reserved for accessing the RTC registers, as shown in the Register Map below.

While the double-buffered RTC register structure reduces the chance of reading incorrect data from the clock, the user should halt internal updates to the

ADDRESS				BCD [DATA				FUNC	FUNCTION/RANGE		
(HEXADECIMAL)	D7	D6	D5	D4	D3	D2	D1	D0	FUNC	HON/RANGE		
1FF8	W	R	10 Ce	nturies		Cent	turies		Centuries	Centuries: 00-39, Control		
1FF9	Х		10 Seconds		Seconds			Seconds:	00 - 59			
1FFA	Х		10 Minutes		Minutes			Minutes:	00 - 59			
1FFB	Х	Х	10 H	lours	Hours			Hours:	00 - 23			
1FFC	1	FT	Х	Х	Х	Days		Days:	01 - 07			
1FFD	Х	Х	10 [Dates		Da	ites		Dates:	01 - 31		
1FFE	Х	х	Х	10 Mos.		Мо	nths		Months:	01 - 12		
1FFF		10	Years			Ye	ars		Years:	00 - 99		
	e Bit ery Flag High quency Test E		to fail)									

RTC REGISTER MAP

STK1743 clock registers before reading clock data to prevent reading of data in transition. Stopping the internal register updates does not affect clock accuracy.

The updating process is stopped by writing a "1" to the read bit (the seventh most significant bit in the control register), and will not restart until a "0" is written to the read bit. The RTC registers can then be read while the internal clock continues to run.

Within one second after a "0" is written to the read bit, all STK1743 registers are simultaneously updated.

SRAM WRITE AND SETTING THE CLOCK

A WRITE cycle is performed whenever \overline{E} and \overline{W} are low. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes high at the end of the cycle. The data on the common I/O pins DQ₀₋₇ will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept high during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If \overline{G} is left low, internal circuitry will turn off the output buffers t_{WLQZ} after \overline{W} goes low.

Setting the write bit (the eighth most significant bit of the control register) to a "1" halts updates to the STK1743 registers. The correct day, date and time can then be written into the registers in 24-hour BCD format. Resetting the write bit to "0" transfers those values to the actual clock counters, after which the clock resumes normal operation.

CLOCK ACCURACY

The STK1743 is guaranteed to be accurate to within \pm 1 minute per month at 25°C. The part requires no additional calibration, and temperature variations will have a negligible effect in most applications.

DATA RETENTION MODE

During normal operation (V_{CC} \ge 4.5V), the STK1743 can be accessed with standard SRAM READ and WRITE cycles. However, when V_{CC} falls below the power-fail voltage, V_{SWITCH} (the voltage at which

write protection occurs), access to the internal clock register and the SRAM is blocked. At this voltage, SRAM data is automatically stored to the integral EEPROM, and power for the clock oscillator switches from the V_{cc} pin to the internal capacitor. The capacitor maintains clock activity and data until V_{cc} returns to its nominal level.

SOFTWARE NONVOLATILE STORE

The STK1743 software *STORE* cycle is initiated by executing sequential READ cycles from six specific address locations. During the *STORE* cycle an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile memory. Once a *STORE* cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for *STORE* initiation, it is important that no other READ or WRITE accesses intervene in the sequence or the sequence will be aborted and no *STORE* or *RECALL* will take place.

To initiate the software *STORE* cycle, the following READ sequence must be performed:

1.	Read address	0000 (hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	0AAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	0F0F (hex)	Initiate STORE cycle

The software sequence must be clocked with \overline{E} controlled READs.

Once the sixth address in the sequence has been entered, the *STORE* cycle will commence and the memory accesses will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that \overline{G} be low for the sequence to be valid. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

SOFTWARE NONVOLATILE RECALL

A software *RECALL* cycle is initiated with a sequence of READ operations in a manner similar to the software *STORE* initiation. To initiate the *RECALL* cycle, the following sequence of READ operations must be performed:

1.	Read address	0000 (hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	0AAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	0F0E (hex)	Initiate RECALL cycle

Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. After the t_{RECALL} cycle time the SRAM will once again be ready for READ and WRITE operations. The *RECALL* operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times. Note that the RTC registers are not affected by nonvolatile operations.

AutoStore[™] OPERATION

The STK1743 uses capacitance built into the module to perform an automatic *STORE* on power down.

In order to prevent unnecessary *STORE* operations, automatic *STORE*s will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* or *RECALL* cycle. Software-initiated *STORE* cycles are performed regardless of whether a WRITE operation has taken place.

POWER-UP RECALL

During power up, or after any low-power condition $(V_{cc} < V_{RESET})$, an internal recall request will be


latched. When V_{CC} once again exceeds V_{SWITCH} , a *RECALL* cycle will automatically be initiated and will take $t_{RESTORE}$ to complete.

HARDWARE PROTECT

The STK1743 offers hardware protection against inadvertent *STORE* and SRAM WRITE operation during low-voltage conditions. When $V_{CC} < V_{SWITCH}$, all software *STORE* operations and SRAM writes are inhibited.

LOW AVERAGE ACTIVE POWER

The STK1743 draws significantly less current when it is cycled at times longer than 50ns. Figure 2 shows the relationship between I_{cc} and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, V_{cc} = 5.5V, 100% duty cycle on chip enable). Figure 3 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK1743 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the V_{cc} level; and 7) I/O loading.



ORDERING INFORMATION

