



STK2236-X

Ambient Light Sensor with I2C interface

Datasheet

Version – 1.3

Hazardous Substance Free
RoHS / REACH Compliant

Sensortek Technology Corporation

1. OVERVIEW

Description

The STK2236-X is an integrated ambient to digital converter with I²C interface. This device provides ambient light sensing to allow robust backlight/display brightness control.

For ambient light sensing, the STK2236-X incorporates a photodiode, timing controller and ADC in a single chip. The excellent spectral response is designed to be close-to human eye. The STK2236-X is suitable for detecting a wide range of light intensity environment.

The STK2236-X has excellent temperature compensation, robust on-chip refresh rate setting without external components. Software shutdown mode control is provided for power saving application. The STK2236-X operating voltage range is 1.7V to 3.3V.

Feature

- - Ambient Light Sensor**
 - Convert ambient light intensity to 16-bit digital data format
 - 3rd generation ambient light sensor which closes to human-eye response and suppress IR portion.
 - Flexible digital settings
 - Integration time : 7 steps IT
 - Flexible interrupt setting
 - Interrupt while out-of- window
 - Persistence : 1/2/4/8 times
 - Clear channel for different light source compensation.

General

- Fully digital control with I²C interface
 - 1.7 ~ 3.6V I²C interface
- Low power design
 - Standby mode
 - Wait mode
- V_{DD} wide operation voltage : 1.7~3.3V
- Excellent temperature compensation: -40 to


85°C

- Available package options: OPLGA
 - STK2236-X : 2.15 x 1.4 x 0.6 (mm)
- Lead-free package (RoHS compliant)
- Moisture Sensitivity Level 3

Applications

- Mobile Phone, Smart-phone, PDA

2. FUNCTION BLOCK



3. PINOUT DIAGRAM

1:SDA


6:NC

2:VDD

5:GND

3:SCL

4:/INT



Top View

4. PIN DESCRIPTION

Pin No.	Pin Name	Dir.	Pin Function
1	SDA	B	I ² C serial data line. (Open Drain)
2	VDD	PWR	Power supply: 1.7V to 3.3V.
3	SCL	I	I ² C serial clock line.
4	/INT	O	Interrupt pin, LO for interrupt alarming. (Open Drain)

5	GND	GND	Ground. The thermal pad is also connected to the GND pin.
6	NC	-	No connect

Direction denotation:

O	Output	GND	Ground
I	Input	B	Bi-direction
PWR	Power	NC	Not Connect

5. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit
V _{DD}	Supply voltage	-0.3	3.6	V
T _a	Operation temperature	-40	85	°C

NOTE: All voltages are measured with respect to GND

Recommended Operating Conditions

Symbol	Parameter	Min.	Max.	Unit
V _{DD}	Supply voltage	1.7	3.3	V
f _{I2C}	Clock frequency of I ² C	—	400	KHz
T _a	Operation temperature	-40	85	°C

NOTE: All voltages are measured with respect to GND

Symbol	Parameter	Max.	Unit
ESD	Electrostatic discharge protection	2 (HBM)	kV
		200 (MM)	V
		100 (Latch Up)	mA

NOTE: All voltages are measured with respect to GND

5.1 Electrical and Optical Characteristics

$V_{DD} = 2.8V$, under room temperature 25°C (unless otherwise noted)

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Operation Characteristics						
I_{ALS}	ALS only supply current	Note1,2	192	240	288	μA
I_{SD}	Shutdown current	Note1,2		1.36	5	μA
V_{IH}	Logic high, I ² C	Note5	1.3		V_{DD}	V
V_{IL}	Logic low, I ² C	Note6	—		0.4	V
ALS Characteristics						
λ_{p1}	Peak sensitivity wavelength for ALS			550		nm
ALS_{FSCNT}	Full scale ALS counts				65535	counts
ALS_{FSCNT2}	ALS Max Detection Range	Note2-1			53686	Lux
ALS_{DARK}	ALS dark offset	Note2,3,4		0	4	counts
ALS_{SENSE}	ALS sensing tolerance	Note2,3	-12.5		+12.5	%
ALS_{SENSE2}	ALS Finest resolution	Note2-2	0.0032			Lux
AMB_{SUPP}	Ambient Light Suppression	Note7			TBD	Lux

Note 1 : No LED operation.

Note 2 :

$GAIN_ALS[1:0] = 2'b11$, $.IT_ALS[3:0] = 4'b0010$, $ALS_CI[1:0]=2'b00$, $CLEAR_CI[1:0]=2'b00$,

Note 2-1 : $GAIN_ALS[1:0] = 2'b00$ (x1), $.IT_ALS[3:0] = 4'b0000$ (25ms)

Note 2-2 : $GAIN_ALS[1:0] = 2'b11$ (x64), $.IT_ALS[3:0] = 4'b0010$ (100ms)

Note 3 : White LED parallel light source.

Note 4 : $E_{ambient} = 0$ LUX.

Note 5 : I²C logical high voltage level is specified as worst-case condition when all of the recommended operation supply voltages (V_{DD}) are taken into consideration. The logical high level is different when different supply voltage is applied.

Note 6 : I²C logical low voltage level is specified as worst-case condition when all of the recommended operation supply voltages (V_{DD}) are taken into consideration. The logical low level is different when different supply voltage is applied.


Note 7 : Sunlight environment.

5.2 Timing Chart


Characteristics of the SDA and SCL I/O

Symbol	Parameter	Standard Mode		Fast Mode		Unit
		Min.	Max.	Min.	Max.	
f_{SCLK}	SCL clock frequency	10	100	10	400	KHz
t_{HDSTA}	Hold time after (repeated) start condition. After this period, the first clock is generated	4.0	—	0.6	—	μ s
t_{LOW}	LOW period of the SCL clock	4.7	—	1.3	—	μ s
t_{HIGH}	HIGH period of the SCL clock	4.0	—	0.6	—	μ s
t_{SUSTA}	Set-up time for a repeated START condition	4.7	—	0.6	—	μ s
t_{HDDAT}	Data hold time	0	—	0	—	ns
t_{SUDAT}	Data set-up time	250	—	100	—	ns
t_r	Rise time of both SDA and SCL signals	—	1000	—	300	ns
t_f	Fall time of both SDA and SCL signals	—	300	—	300	ns
t_{SUSTO}	Set-up time for STOP condition	4.0	—	0.6	—	μ s
t_{BUF}	Bus free time between a STOP and START condition	4.7	—	1.3	—	μ s


Note 1: f_{SCLK} is the $(t_{SCLK})^{-1}$.




Timing Chart of the SDA and SCL



Write Command



Read Data



Sequential Read Data

CONFIDENTIAL

6. FUNCTION DESCRIPTION


6.1 Digital Interface

STK2236-X contains eight-bit registers accessed via the I²C bus. All operations can be controlled by the command register. The simple command structure makes user easy to program the operation setting and latch the output data from STK2236-X. Section 5.2 Timing chart displays the STK2236-X I²C command format for reading and writing operation between host and STK2236-X.

STK2236-X provides fixed I²C slave address of 0x57 using 7 bit addressing protocol.

Slave Address	R/W Command Bit	OPERATION
0x57 (followed by the R/W bit)	0	Write Command to STK2236-X
	1	Read Data from STK2236-X

6.2 System Operation



6.3 ALS Operation

6.3.1 ALS General Operation

The related ALS control bits are summarized below.

ALS Control Bits	
General Control	
EN_ALS	Enable ALS sensing function
IT_ALS[3:0]	ALS integration time
GAIN_ALS[1:0]	ALS gain control
PRST_ALS[1:0]	ALS persistence number
GAIN_C[1:0]	Clear channel gain control
ALS Interrupt Control	
EN_ALS_INT	Enable ALS function interrupt
EN_ALS_DR_INT	Enable ALS data ready interrupt
THDH_ALS[15:0]	ALS out-of-windows high threshold
THDL_ALS[15:0]	ALS out-of-windows low threshold
ALS Data/Status Bits	
Data	
DATA_ALS[15:0]	16-bits ALS channel raw data
DATA_C[15:0]	16-bits Clear channel raw data
Status	
FLG_ALS_DR	Indicate the ALS data ready event
FLG_ALS_INT	Indicate the Green channel out-of-windows event

STK2236-X uses the coated photodiode array to measure the Lux of the incoming light and also an un-filtered clear photodiode array to improve the ALS sensing accuracy.

The ALS sensing function is enabled by the EN_ALS bit and the gain control bit GAIN_ALS[1:0]/GAIN_C[1:0] and IT period IT_ALS[3:0] shall be set before the EN_ALS.

The FLG_ALS_DR bit shall be asserted every ADC conversion cycle complete and shall be cleared automatically after one of the DATA_ALS[15:0]/DATA_C[15:0] is be read out through I²C.

The ALS/C data are 16-bit output and are stored in two bytes register. Higher byte register must be read first than lower byte. Data reading word protection is implemented to make sure the conversion data within the same conversion cycle could be read correctly. When the higher byte register is read, the lower 8-bit data will be stored into a shadow register which is read by the following sequential read or another single read to the lower byte register.

6.3.2 ALS Interrupt Description

ALS Out-of-Windows Interrupt

STK2236-X provides the ALS data out-of-windows interrupt. Once the EN_ALS_INT is set to 1, then the STK2236-X shall issue an ALS interrupt and assert the FLG_ALS_INT bit if the ALS data DATA_ALS[15:0] are outside the user's programmed window defined by THDH_ALS[15:0] and THDL_ALS[15:0]. The FLG_ALS_INT shall be

cleared by write the bit 0 and shall be reset to 0 if POR/SWRst or EN_ALS = 0. Clear the EN_ALS_INT will also clear the FLG_ALS_INT bit to 0.

ALS persistence numbers PRST_ALS[1:0] is used to avoid the false alarm of ALS out-of-windows event due to environment noise. If ALS persistence is set larger than 1, then the ALS out-of-windows interrupt will not be issued until continuous persistence numbers of ADC conversion results outside the defined windows.

ALS Data Ready Interrupt

STK2236-X also provides the ALS data ready interrupt. Once the EN_ALS_DR_INT is set to 1, then the STK2236-X shall issue an ALS data ready interrupt every ADC conversion cycle and assert the FLG_ALS_DR bit. The FLG_ALS_DR shall be cleared automatically after any one of the DATA_R/G/B/C[15:0] is be read out through I²C and shall be reset to 0 if POR/SWRst or EN_ALS = 0. Clear the EN_ALS_DR_INT will not influence the FLG_ALS_DR status.

6.4 Wait State Operation

6.5.1 Wait State General Operation

The related Wait control bits are summarized below.

<i>Wait Control Bits</i>	
General Control	
EN_WAIT	Enable Wait state
WAIT[7:0]	Wait period

Wait state is used for power saving

7. CONTROL REGISTER MAP

ADDR	REG NAME	BIT								Default
		7	6	5	4	3	2	1	0	
0x00	STATE						EN_WAIT	EN_ALS		0x00
0x02	ALSCtrl1	PRST_ALS[1:0]		GAIN_ALS[1:0]		IT_ALS[3:0]				0x02
0x04	INTCtrl1	INT_CTRL				EN_ALS_I NT				0x00
0x05	WAIT	WAIT[7:0]								0x00
0x0A	THDH1_ALS	THDH_ALS[15:8]								0xFF
0x0B	THDH2_ALS	THDH_ALS[7:0]								0xFF
0x0C	THDL1_ALS	THDL_ALS[15:8]								0x00
0x0D	THDL2_ALS	THDL_ALS[7:0]								0x00
0x10	FLAG	FLG_ALS_ DR		FLG_ALS_I NT			FLG_ALS_S AT			0x01
0x13	DATA1_ALS	DATA_ALS[15:8]								0x00
0x14	DATA2_ALS	DATA_ALS[7:0]								0x00
0x1B	DATA1_C	DATA_C[15:8]								0x00
0x1C	DATA2_C	DATA_C[7:0]								0x00
0x3E	PDT_ID	PDT_ID[7:0]								0x5B
0x3F	Reserved	Reserved								
0x4E	ALSCtrl2			GAIN_C[1:0]						0x00
0x80	SOFT_RESET	Write any to soft reset								
0xA5	INTCtrl2							EN_ALS_DR _INT		0x00
0xDB	AGCtrl			CLEAR_CI[1:0]		ALS_CI[1:0]				0x15

STATE Register (0x00)

Bit	7	6	5	4	3	2	1	0
ITEM						EN_WAIT	EN_ALS	
Access						R/W	R/W	
Default						0	0	

Bit	ITEM	Description
1	EN_ALS	Enable the ALS/C function. 0 : Disable 1 : Enable
2	EN_WAIT	Enable the Wait state. 0 : Disable 1 : Enable

ALSCTRL1 Register (0x02)

Bit	7	6	5	4	3	2	1	0
ITEM	PRST_ALS[1:0]		GAIN_ALS[1:0]		IT_ALS[3:0]			
Access	R/W		R/W		R/W			
Default	2'b00		2'b00		4'b0010			

Bit	ITEM	Description																
3:0	IT_ALS[3:0]	ALS integration time. <table border="1"> <tr><td>4'b0000</td><td>25 ms</td></tr> <tr><td>4'b0001</td><td>50 ms</td></tr> <tr><td>4'b0010</td><td>100 ms</td></tr> <tr><td>4'b0011</td><td>200 ms</td></tr> <tr><td>4'b0100</td><td>400 ms</td></tr> <tr><td>4'b0101</td><td>800 ms</td></tr> <tr><td>4'b0110</td><td>1600 ms</td></tr> <tr><td>others</td><td>Reserved</td></tr> </table>	4'b0000	25 ms	4'b0001	50 ms	4'b0010	100 ms	4'b0011	200 ms	4'b0100	400 ms	4'b0101	800 ms	4'b0110	1600 ms	others	Reserved
4'b0000	25 ms																	
4'b0001	50 ms																	
4'b0010	100 ms																	
4'b0011	200 ms																	
4'b0100	400 ms																	
4'b0101	800 ms																	
4'b0110	1600 ms																	
others	Reserved																	
5:4	GAIN_ALS[1:0]	ALS gain setting. GAIN_ALS[1:0] is used to control of the ALS channel signal gain. The Clear channel is controlled by GAIN_C[1:0]. <table border="1"> <tr><td>2'b00</td><td>x 1 times</td></tr> <tr><td>2'b01</td><td>x 4 times</td></tr> <tr><td>2'b10</td><td>x 16 times</td></tr> <tr><td>2'b11</td><td>x 64 times</td></tr> </table>	2'b00	x 1 times	2'b01	x 4 times	2'b10	x 16 times	2'b11	x 64 times								
2'b00	x 1 times																	
2'b01	x 4 times																	
2'b10	x 16 times																	
2'b11	x 64 times																	
7:6	PRST_ALS[1:0]	ALS persistence setting. The ALS has an interrupt persistence filter. The persistence filter allows user to specify the number of consecutive out-of-windows ALS occurrences before an interrupt is triggered. <table border="1"> <tr><td>2'b00</td><td>x 1 times</td></tr> <tr><td>2'b01</td><td>x 2 times</td></tr> <tr><td>2'b10</td><td>x 4 times</td></tr> <tr><td>2'b11</td><td>x 8 times</td></tr> </table>	2'b00	x 1 times	2'b01	x 2 times	2'b10	x 4 times	2'b11	x 8 times								
2'b00	x 1 times																	
2'b01	x 2 times																	
2'b10	x 4 times																	
2'b11	x 8 times																	

BIT[3:0]	REFRESH TIME	Multiple of Base Refresh Time	Lux/LSB under GAIN_ALS=2'11
0000	25ms	x1	0.0128
0001	50ms	x2	0.0064
0010	100ms	x4	0.0032
0011	200ms	x8	0.0016
0100	400ms	x16	0.0008
0101	800ms	x32	0.0004
0110	1600ms	x64	0.0002

BIT[5:4]	Gain	LUX/LSB under IT_ALS=4'b0010
00	x1	0.2051
01	x4	0.0513
10	x16	0.0128
11	x64	0.0032

INTCTRL1 Register (0x04)

Bit	7	6	5	4	3	2	1	0
ITEM	INT_CTRL				EN_ALS_INT			
Access	R/W				R/W			
Default	0				0			

Bit	ITEM	Description
3	EN_ALS_INT	Enable the ALS out-of-windows interrupt. 0 : Disable 1 : Enable
7	INT_CTRL	0 : Set /INT pin low if FLG_ALS_INT or FLG_ALS_DR high (logical OR) 1 : Set /INT pin low if FLG_ALS_INT and FLG_ALS_DR high (logical AND)

WAIT Register (0x05)

Bit	7	6	5	4	3	2	1	0
ITEM	WAIT[7:0]							
Access	R/W							
Default	8'b00000000							

Bit	ITEM	Description
7:0	WAIT[7:0]	PS/GS wait state period. wait period = (WAIT[7:0] + 1) * 1.54 ms

THDH1 ALS Register (0x0A)

Bit	7	6	5	4	3	2	1	0
ITEM	THDH_ALS[15:8]							
Access	R/W							
Default	8'b11111111							

THDH2 ALS Register (0x0B)

Bit	7	6	5	4	3	2	1	0
ITEM	THDH_ALS[7:0]							
Access	R/W							
Default	8'b11111111							

THDL1 ALS Register (0x0C)

Bit	7	6	5	4	3	2	1	0
ITEM	THDL_ALS[15:8]							
Access	R/W							
Default	8'b00000000							

THDL2 ALS Register (0x0D)

Bit	7	6	5	4	3	2	1	0
ITEM	THDL_ALS[7:0]							
Access	R/W							
Default	8'b00000000							

Bit	ITEM	Description
15:0	THDH_ALS[15:0]	ALS high threshold.
15:0	THDL_ALS[15:0]	ALS low threshold.

FLAG Register (0x10)

Bit	7	6	5	4	3	2	1	0
ITEM	FLG_ALS_		FLG_ALS_			FLG_ALS_		
	DR		INT			SAT		
Access	R/W		R/W			RO		
Default	0		0			0		

Bit	ITEM	Description
2	FLG_ALS_SAT	Indicate the ALS channel circuit saturation. 0 : No ALS channel circuit saturation, the data is valid. 1 : ALS channel circuit saturation, the data is not valid.
5	FLG_ALS_INT	Indicate if interrupt event is related to ALS_INT. Write bit 0 to clear.

		0 : No ALS_INT event 1 : ALS_INT event
7	FLG_ALS_DR	Indicate ALS data conversion complete. Automatically cleared after DATA_ALS[15:0] is read. 0: ALS data is not ready 1: ALS data is ready

DATA1 ALS Register (0x13)

Bit	7	6	5	4	3	2	1	0
ITEM	DATA_ALS[15:8]							
Access	RO							
Default	8'b00000000							

DATA2 ALS Register (0x14)

Bit	7	6	5	4	3	2	1	0
ITEM	DATA_ALS[7:0]							
Access	RO							
Default	8'b00000000							

DATA1 C Register (0x1B)

Bit	7	6	5	4	3	2	1	0
ITEM	DATA_C[15:8]							
Access	RO							
Default	8'b00000000							

DATA2 C Register (0x1C)

Bit	7	6	5	4	3	2	1	0
ITEM	DATA_C[7:0]							
Access	RO							
Default	8'b00000000							

The STK2236-X has two 8-bit read-only registers to hold each data from ADC of ALS/C. The registers are updated for every ALS/C integration time (conversion cycle).

Product ID (0x3E)

Read Only; PDT_ID = Product ID=0x5B to indicate the product information.

Reserved (0x3F)

Read Only; RSRVD = Reserved for engineering mode.

ALSCTRL2 Register (0x4E)

Bit	7	6	5	4	3	2	1	0
ITEM			GAIN_C[1:0]					
Access			R/W					
Default			2'b00					

Bit	ITEM	Description								
5:4	GAIN_C[1:0]	Clear channel gain setting. GAIN_C[1:0] is used to control of the Clear channel signal gain. The ALS are controlled by GAIN_ALS[1:0].								
		<table border="1"> <tr> <td>2'b00</td> <td>x 1 times</td> </tr> <tr> <td>2'b01</td> <td>x 4 times</td> </tr> <tr> <td>2'b10</td> <td>x 16 times</td> </tr> <tr> <td>2'b11</td> <td>x 64 times</td> </tr> </table>	2'b00	x 1 times	2'b01	x 4 times	2'b10	x 16 times	2'b11	x 64 times
2'b00	x 1 times									
2'b01	x 4 times									
2'b10	x 16 times									
2'b11	x 64 times									

Soft reset (0x80)

Write any data to this register will reset the chip.

INTCTRL2 Register (0xA5)

Bit	7	6	5	4	3	2	1	0
ITEM							EN_ALS_DR_INT	
Access							R/W	
Default							0	



Bit	ITEM	Description
1	EN_ALS_DR_INT	Enable the ALS Data Ready interrupt. 0 : Disable 1 : Enable

AGCTRL Register (0xDB)


Bit	7	6	5	4	3	2	1	0
ITEM			CLEAR_CI[1:0]		ALS_CI[1:0]			
Access			R/W		R/W			
Default			2'b01		2'b01			

Bit	ITEM	Description								
5:4	CLEAR_CI[1:0]	CLEAR channel analog gain setting. <table border="1"> <tr> <td>2'b00</td> <td>x 2</td> </tr> <tr> <td>2'b01</td> <td>x 1</td> </tr> <tr> <td>2'b10</td> <td>x 0.5</td> </tr> <tr> <td>2'b11</td> <td>x 0.25</td> </tr> </table>	2'b00	x 2	2'b01	x 1	2'b10	x 0.5	2'b11	x 0.25
2'b00	x 2									
2'b01	x 1									
2'b10	x 0.5									
2'b11	x 0.25									
3:2	ALS_CI[1:0]	ALS channel analog gain setting. <table border="1"> <tr> <td>2'b00</td> <td>x 2</td> </tr> <tr> <td>2'b01</td> <td>x 1</td> </tr> <tr> <td>2'b10</td> <td>x 0.5</td> </tr> <tr> <td>2'b11</td> <td>x 0.25</td> </tr> </table>	2'b00	x 2	2'b01	x 1	2'b10	x 0.5	2'b11	x 0.25
2'b00	x 2									
2'b01	x 1									
2'b10	x 0.5									
2'b11	x 0.25									

8. ALS RESPONSE CHARTS



9. APPLICATION NOTE



STK2236-X Typical Application Circuit

9.1 Power Noise Consideration

It is suggested that IC power and V_{LED} comes from individual source to get the best performance of STK2236-X and an R/C low pass filter is also suggested to be added in the V_{DD} path of STK2236-X to reduce the switching noise from whole system. The recommended R value is 22 Ohm.


CONFIDENTIAL

9.2 Power ON Sequence


The **T1** is don't care (VDD is recommended first), and suggested that **T2** ≥ 0 .


VDD variation peak=100mV (+/-50mV).

VLEDA variation peak=200mV (+/-100mV).



10. PACKAGE OUTLINE


Top View

Side View

Bottom View



PCB Pad Layout and Solder Mask Define Recommendation

Suggested PCB pad layout guidelines for the Dual Flat No-Lead surface mount package are shown below.

PCB Pad Layout



Solder Mask Define




Notes: all linear dimensions are in mm.

11. SOLDERING INFORMATION

11.1 Soldering Condition

0. Pb-free solder temperature profile




2. Reflow soldering should not be done more than three times.
3. When soldering, do not put stress on the lcs during heating.
4. After soldering, do not warp the circuit board.

11.2 Soldering Iron

Each terminal is to go to the tip of soldering iron temperature less than 350°C for 3 seconds within once in less than the soldering iron capacity 25W. Leave two seconds and more intervals, and do soldering of each terminal. Be careful because the damage of the product is often started at the time of the hand solder.

11.3 Repairing

Repair should not be done after the lcs have been soldered. When repairing is unavoidable, a double-head soldering iron should be used (as below figure). It should be confirmed beforehand whether the characteristics of the lcs will or will not be damaged by repairing.



12. STORAGE INFORMATION

12.1 Storage Condition

1. Devices are packed in moisture barrier bags (MBB) to prevent the products from moisture absorption during transportation and storage. Each bag contains a desiccant.
2. The delivery product should be stored with the conditions shown below:

Storage Temperature	10 to 30°C
Relatively Humidity	below 60%RH

12.2 Treatment After Unsealed


1. Floor life (time between soldering and removing from MBB) must not exceed the time shown below:

Floor Life	168 Hours
Storage Temperature	10 to 30°C
Relatively Humidity	below 60%RH

2. When the floor life limits have been exceeded or the devices are not stored in dry conditions, they must be re-baked before reflow to prevent damage to the devices. The recommended conditions are shown below

Temperature	60°C
Re-Baking Time	12 Hours

13. TAPE AND REEL DIMENSION



Notes: all linear dimensions are in mm.

Revision History

Date	Version	Modified Items
2021/05/12	1.0	Initial release.
2021/05/27	1.1	Modify ELECTRICAL SPECIFICATIONS info.
2021/09/14	1.2	Modify ELECTRICAL SPECIFICATIONS info.
2021/12/15	1.3	Modify ELECTRICAL SPECIFICATIONS info.

Important Notice

This document contains information that is proprietary to Sensortek Technology Corp. ("sensortek"), and is subject to change without notice. Any part of this document may not be used, reproduced, duplicated or disclosed in any form or any means without the prior written permission of sensortek.

Sensortek does not warrant or represent that any license, either express or implied, is granted under any sensortek's patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which sensortek's products or services are used. In addition, Sensortek does not assume any liability for the occurrence of infringing on any patent or other intellectual property rights of a third party.

Sensortek reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.