## TENTATIVE

<u>No.</u> DATE 01. Nov. 2002

STK621-017

OUTLINE •This IC is a 3-phase inverter power hybrid IC containing power elements (IGBT and FRD), pre-driver, overcurrent protection circuit.

APPLICATION • 3-phase inverter motor drive

FEATURES • Integrates power elements (IGBT and FRD), pre-driver, and protective circuit.
•Protective circuits including overcurrent (bus line), and pre-drive low voltage protection are built in.

•Direct input of CMOS level control signals without an insulating circuit (photocoupler, etc) is possible.

•A single power supply drive is enabled through the use of bootstrap circuits for upper power supplies. (externally set)

•Built-in simultaneous upper/lower ON prevention circuit to prevent arm shorting through simultaneous ON input for the upper and lower side transistors. (Dead time is required for preventing shorting due to switching delay.)

•SIP (The single in-line package) of the transfer full mold structure.

Absolute MAXIMUM RATINGS∕Tc=25°C

ltem	Symbol	Rating	Unit	Conditions
Supply voltage	VCC	450	V	Between +, surge<500V
Collector-emitter	VCE	600	V	Betweem $+-U(V, W)$ or $U(V, W)$
voltage				
Output current	I 0	± 5	А	+, —, U, V, W terminal current
Output peak current	I OP	±10	А	+, —, U, V, W terminal current
				PW=100uSec
Pre-driver voltage	∨D1,2,3,4	20	V	between VB1-U,VB2 V,VB3-W,VDD-VSS *1
Input signal voltage	VIN	0~7	V	H IN1, 2, 3, ∟IN1, 2, 3 terminal
FAULT terminal voltage	∨FAULT	20	V	FAULT terminal
Maximum power loss	Рd	13	W	IGBT/1channel
Junction temperature	Тј	150	°C	I GBT, FRD
Strage temperature	⊤stg	-40~+125	°C	
Operating temperature	тC	-20~+100	°C	H-IC case temperature
Tightening torque	МΤ	1.0	N•m	A screw part

In the case without the instruction, the voltage standard is - terminal = VSS terminal voltage.

\*1 VD1= between VB1-U, VD2=VB2-V, VD3=VB3-W, VD4=VDD-VSS, terminal voltage.

# www.DataSheet.in

Specificasions and information herein are subject to change without notice.

STK621-017

01. Nov. 2002

TENTATIVE

Parameter	Symbol	Condition	Circuit	min.	typ.	Max.	unit
Power output part							
Collector-to-emitter cut off current	I CE	VCE=600V	Fig. 1	_	_	2	mA
Collector-to-emitter saturation voltage	VCE (SAT)	lo= 5A upper ch lo= 5A lower ch	Fig. 2		2.3 2.6	2.9 3.2	v
Diode forward voltage	VF	lo=-5A upper ch lo=-5A lower ch	Fig. 3	_ _	1.5 1.8	2.1 2.4	v
Junction to case thermal resistanse	θ j-c(T) θ j-c(D)	I GBT FWD		_ _	8 10	_ _	° C/W
Control(pre-driver) part					1		
Control power supply con- sumption electric current	i D	VD1、2、3=15V VD4=15V	Fig. 4	_	0.05 2	1 10	mA
Input ON voltage	VIH	Output ON	_	_	_	0.8	٧
Input OFF voltage	VIL	Output OFF	_	3.0	_	_	٧
Protection part							
Over current	i SD	P. W. =100 μ S	Fig. 5	5	—	10	Α
Low voltage protection	U VLO		—	10	—	12	۷
Input fault current	I oSD	VFAULT=1.0V	—	—	2	—	mA
Fault clear time	FLTCLR		_	6	9	12	mS
Switching time	t ON t OFF	lo=5A Inductive load	Fig. 6	0.5	1.0 1.2	2. 0	μS
Current signal output	I so	lo=5A	_	0. 285	0.300	0. 315	V

Without instructions, the voltage standards is -(= VSS) terminal.

#### \* Notes

1. Input ON voltage indicates a value to turn on output stage IGBT. Input OFF voltage indicates a value to turn off output stage IGBT. At the time of output ON, set the input signal voltage OV to  $\vee$  IH (MAX). At the time of output OFF, set the input signal voltage  $\vee$  IL (MIN) to 5V.

2. When the internal protection circuit operates, there is FAULT signal ON (When the FAULT terminal is low level, FAULT signal is ON state : output form is open DRAIN) but the FAULT signal doesn't latch. After protection operation ending, it returns automatically within a bout 9 ms and it becomes an operation beginning condition. So, after FAULT signal detection, set OFF (HIGH) to all input signals at once.

But, the operation of pre-drive power supply low voltage protection (UVLO: it has a hysteresis about 0.3V) is as follows.

Upper side  $\rightarrow$  There is not FAULT signal output but it does a corresponding gate signal OFF. Incidentally, it returns to the regular operation when recovering to the normal voltage but the latch continues among input signal ON (Low).

## www.DataSheet.in

TENTATIVE 01. Nov. 2002


\* Notes

Lower side  $\rightarrow$ It outputs FAULT signal with gate signal OFF.

However, it different from the protection operation of upper side, it is automatically reset about 9 ms later and becomes an operation beginning condition when recovering to the normal voltage. (The protection operation doesn't latch by the input signal.)

3. When assembling the hybrid IC on the heat sink, tightening torque range is 0.8N·m to 1.0N·m.

Circuit Block Diagram



01. Nov. 2002 TENTATIVE

Test Circuit

### Fig1 : ICE

	U+	V+	W+	U–	V-	W-
М	11	11	11	9	6	3
Ν	9	6	3	13	13	13





Fig 2 : VCE(SAT)

	U+	V+	W+	U–	V-	W-
М	11	11	11	9	6	3
Ν	9	6	3	13	13	13
m	14	15	16	17	18	19





#### Fig3 : VF

		U+	V+	W+	U–	V-	W-
	М	11	11	11	9	6	3
Γ	Ν	9	6	3	13	13	13



	VD1	VD2	VD3	VD4
m	8	5	2	22
n	9	6	3	23





### 01. Nov. 2002 TENTATIVE

Test Circuit

Fig5 : ISD (Ex. Lower U phase)







Fig6 : Switching time (Ex. Lower U phase)





TENTATIVE 01. Nov. 2002

#### Application Circuit



Recommended Operating Conditions


ltem	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	Between + & -	0	280	400	V
Pre-Driver	∨D1, 2, 3	Between VB & VS	12. 5	15	17.5	v
Supply Voltage	∨D4	Between VDD & Vss	13.5	15	16.5	V
ON-state Input Voltage	∨ IN (0N)	HIN1, HIN2, HIN3,	0	l	0.3	v
OFF-state Input voltage	∨IN(OFF)	LIN1,LIN2,LIN3 Terminal	3.5	-	5	V
PWM Frequency	f PWM		1	-	20	KHZ
Deadtime	DT	turn-off to turn-on	2	_	_	μs
Tightening Torque	МΤ	'M3' Type Screw	0.8	—	1.0	N∙m

TENTATIVE 01. Nov. 2002

Usage Precautions

- 1. By the addition of the diode for the bootstrap (DB : high speed type, withstand voltage equa I to or more than 600V) and of the capacitor (CB : about 1 to  $47\,\mu$ F), a single power supply drive is enabled. In this case, it makes a lower side IGBT ON (input signal of lower side makes LOW). Then it charges in CB. Incidentally, in case of start-up and so on, when the voltage of CB is low, the big charging electric current flows and sometimes becomes the cause which exerts the bad influence of the noise and so on. Put limitation resistance RB (Several  $\Omega$  to about tens of  $\Omega$ ). (When not using bootstrap circuit, each upper side pre-drive power supply needs an independent power supply. Externally set.) Also, the upper side power supply voltage sometimes declines by the way of controlling. Confirm it
- 2. Because the jump voltage which is accompanied by the vibration in case of switching operation occurs by the influence of the floating inductance of the wiring of the outer power supply which is connected with of the + terminal and the terminal, restrains and spares serge voltage being as the connection of the snubber circuit (Capacitor / CS / about  $0.1 10 \ \mu$ F) for the voltage absorption with the neighborhood as possible between + and the terminal, and so on, with making a wiring length (among the terminals each from Cl) short and making a wiring inductance small.
- 3. Iso terminal (20pin) is for the electric current monitor. Be careful, because the overcurrent protection does not operate when short-circuiting in the Iso terminal and the Vss terminal.
- 4. Output form of the FAULT terminal is open DRAIN (it is operating as FAULT when becoming LOW). When the pull up with the resistance, use above  $5.6K\Omega$ .
- 5. The overcurrent protection feature operates only when it is possible to do a circuit control normally. For the safety, put a fuse, and so on in the Vcc line.
- 6. Because the IC sometimes destroys and bursts when motor connection terminal (3pin, 6pin, 9pin) becomes open while the motor turns, especially, be careful of the connection ( the soldering condition ) of this terminal.

This data shows the example of the application circuit, does not guarantee a design as the mass.



Sanyo Electric co., Ltd. Semiconductor Company

No. 8/8