



## N-channel 60 V, 0.003 Ω typ., 130 A STripFET F7 Power MOSFET in a PowerFLAT 5x6 package


**PowerFLAT 5x6**


### Features

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STL130N6F7	60 V	0.0035 Ω	130 A

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### Applications

- Switching applications

### Description

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



#### Product status link

[STL130N6F7](#)

#### Product summary

<b>Order code</b>	STL130N6F7
<b>Marking</b>	130N6F7
<b>Package</b>	PowerFLAT 5x6
<b>Packing</b>	Tape and reel

## 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	60	V
$V_{GS}$	Gate-source voltage	$\pm 20$	V
$I_D$ <sup>(1)</sup>	Drain current (continuous) at $T_C = 25^\circ\text{C}$	130	A
	Drain current (continuous) at $T_C = 100^\circ\text{C}$	95	A
$I_{DM}$ <sup>(1) (2)</sup>	Drain current (pulsed)	520	A
$I_D$ <sup>(3)</sup>	Drain current (continuous) at $T_{pcb} = 25^\circ\text{C}$	26	A
	Drain current (continuous) at $T_{pcb} = 100^\circ\text{C}$	19	A
$I_{DM}$ <sup>(2)(3)</sup>	Drain current (pulsed)	104	A
$P_{TOT}$ <sup>(1)</sup>	Total dissipation at $T_C = 25^\circ\text{C}$	125	W
$P_{TOT}$ <sup>(3)</sup>	Total power dissipation at $T_{pcb} = 25^\circ\text{C}$	4.8	W
$T_j$	Operating junction temperature range	-55 to 175	$^\circ\text{C}$
$T_{stg}$	Storage temperature range		

1. This value is rated according to  $R_{thj}$ -c
2. Pulse width limited by safe operating area.
3. This value is rated according to  $R_{thj-pcb}$ .

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thj-pcb}$ <sup>(1)</sup>	Thermal resistance junction-pcb	31.3	$^\circ\text{C/W}$
$R_{thj-case}$	Thermal resistance junction-case	1.2	$^\circ\text{C/W}$

1. When mounted on FR-4 board of 1 inch<sup>2</sup>, 2oz Cu,  $t < 10$  s.

## 2 Electrical characteristics

( $T_C = 25^\circ\text{C}$  unless otherwise specified)

**Table 3. On /off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	60			V
$I_{\text{DSS}}$	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 60 \text{ V}, T_C = 125^\circ\text{C}$ (1)			1	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-body leakage current	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2		4	V
$R_{\text{DS(on)}}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 13 \text{ A}$		0.003	0.0035	$\Omega$

1. Defined by design, not subject to production test.

**Table 4. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{\text{iss}}$	Input capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	2600	-	pF
$C_{\text{oss}}$	Output capacitance		-	1200	-	pF
$C_{\text{rss}}$	Reverse transfer capacitance		-	115	-	pF
$Q_g$	Total gate charge	$V_{DD} = 30 \text{ V}, I_D = 26 \text{ A}, V_{GS} = 0 \text{ to } 10 \text{ V}$ (see Figure 13. Test circuit for gate charge behavior)	-	42	-	nC
$Q_{gs}$	Gate-source charge		-	13.6	-	nC
$Q_{gd}$	Gate-drain charge		-	13	-	nC

**Table 5. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(\text{on})}$	Turn-on delay time	$V_{DD} = 30 \text{ V}, I_D = 26 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	24	-	ns
$t_r$	Rise time		-	44	-	ns
$t_{d(\text{off})}$	Turn-off delay time		-	62	-	ns
$t_f$	Fall time	(see Figure 12. Test circuit for resistive load switching times and Figure 17. Switching time waveform)	-	24	-	ns


**Table 6. Source-drain diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> =26 A, V <sub>GS</sub> = 0 V	-		1.2	V
t <sub>rr</sub>	Reverse recovery time	I <sub>D</sub> = 26 A, dI/dt = 100 A/μs	-	50		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 48 V (see <a href="#">Figure 14. Test circuit for inductive load switching and diode recovery times</a> )	-	56		nC
I <sub>RRM</sub>	Reverse recovery current		-	2.2		A


1. Pulsed: pulse duration = 300 μs, duty cycle 1.5%

## 2.1 Electrical characteristics (curves)


**Figure 1. Safe operating area**




**Figure 2. Thermal impedance**




**Figure 3. Output characteristics**




**Figure 4. Transfer characteristics**








**Figure 5. Gate charge vs gate-source voltage**




**Figure 6. Static drain-source on-resistance**



**Figure 7. Capacitance variations**

**Figure 8. Normalized gate threshold voltage vs temperature**

**Figure 9. Normalized on-resistance vs temperature**

**Figure 10. Normalized  $V_{(BR)DSS}$  vs temperature**

**Figure 11. Source-drain diode forward characteristics**



### 3 Test circuits

**Figure 12.** Test circuit for resistive load switching times




AM01468v1

**Figure 13.** Test circuit for gate charge behavior




AM01469v1

**Figure 14.** Test circuit for inductive load switching and diode recovery times




AM01470v1

**Figure 15.** Unclamped inductive load test circuit




AM01471v1

**Figure 16.** Unclamped inductive waveform



AM01472v1

**Figure 17.** Switching time waveform



AM01473v1


## 4

## Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK is an ST trademark.

## 4.1 PowerFLAT 5x6 type C package information

Figure 18. PowerFLAT 5x6 type C package outline




8231817\_typeC\_Rev18

**Table 7. PowerFLAT 5x6 type C package mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
C	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.20
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
e		1.27	
E	5.95	6.15	6.35
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.75	0.90	1.05
K	1.05		1.35
L	0.725		1.025
L1	0.05	0.15	0.25
θ	0°		12°

## 4.2 PowerFLAT 5x6 type C SUBCON package information

Figure 19. PowerFLAT 5x6 type C SUBCON package outline




8472137\_SUBCON\_998G\_REV4

**Table 8. PowerFLAT 5x6 type C SUBCON package mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	0.90	0.95	1.00
A1		0.02	
b	0.35	0.40	0.45
b1		0.30	
c	0.21	0.25	0.34
D			5.10
D1	4.80	4.90	5.00
D2	4.01	4.21	4.31
e	1.17	1.27	1.37
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.54	3.64	3.74
E4	0.15	0.25	0.35
E5	0.26	0.36	0.46
H	0.51	0.61	0.71
K	0.95		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
L2			0.10
P	1.00	1.10	1.20
θ	8°	10°	12°

**Figure 20. PowerFLAT 5x6 recommended footprint (dimensions are in mm)**



8231817\_FOOTPRINT\_simp\_Rev\_18

## Revision history

**Table 9. Document revision history**

Date	Revision	Changes
17-Feb-2015	1	First release.
11-May-2015	2	Updated <a href="#">Section 2: "Electrical characteristics"</a> Added <a href="#">Section 2.1: "Electrical characteristics (curves)"</a> Updated <a href="#">Section 4: "Package mechanical data"</a> Minor text changes.
30-Jun-2015	3	Document status promoted from preliminary to production data.
02-12-2019	4	Updated <a href="#">Section 4.1 PowerFLAT 5x6 type C package information</a> . Added <a href="#">Section 4.2 PowerFLAT 5x6 type C SUBCON package information</a> . Minor text changes.

## Contents

<b>1</b>	<b>Electrical ratings</b>	<b>2</b>
<b>2</b>	<b>Electrical characteristics</b>	<b>3</b>
<b>2.1</b>	Electrical characteristics (curves)	5
<b>3</b>	<b>Test circuits</b>	<b>7</b>
<b>4</b>	<b>Package information</b>	<b>8</b>
<b>4.1</b>	PowerFLAT 5x6 type C package information	8
<b>4.2</b>	PowerFLAT 5x6 type C SUBCON package information	10
	<b>Revision history</b>	<b>14</b>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved