



# STL18NM60N

### N-channel 600 V, 0.26 Ω typ., 12 A MDmesh<sup>™</sup> II Power MOSFET in a PowerFLAT<sup>™</sup> 8x8 HV package



#### Figure 1. Internal schematic diagram



Datasheet - production data

#### Features

Order code	V <sub>DS</sub> @ T <sub>Jmax</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>
STL18NM60N	650 V	0.310 Ω	12 A (1)

1. The value is rated according to R<sub>thj-case</sub>

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

### **Applications**

Switching applications

### Description

This device is an N-channel Power MOSFET developed using the second generation of MDmesh<sup>™</sup> technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.

#### Table 1. Device summary

Order code	Marking	Packages	Packaging
STL18NM60N	18NM60N	PowerFLAT™ 8x8 HV	Tape and reel

DocID018856 Rev 3

1/16

## Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	8
4	Package mechanical data	9
5	Packaging mechanical data	13
6	Revision history	15



1

## Electrical ratings

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	600	V
V <sub>GS</sub>	Gate-source voltage	± 30	V
$I_{D}^{(1)}$	Drain current (continuous) at T <sub>C</sub> = 25 °C	12	А
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	7.5	А
I <sub>D</sub> <sup>(2)</sup>	Drain current (continuous) at T <sub>amb</sub> = 25 °C	2.1	А
I <sub>D</sub> <sup>(2)</sup>	Drain current (continuous) at T <sub>amb</sub> = 100 °C	1.2	А
I <sub>DM</sub> <sup>(2),(3)</sup>	Drain current (pulsed)	8.4	А
$P_{TOT}^{(2)}$	Total dissipation at T <sub>amb</sub> = 25 °C	3	W
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at $T_{C} = 25 \text{ °C}$	110	W
I <sub>AR</sub>	Avalanche current, repetitive or not- repetitive (pulse width limited by T <sub>j</sub> max)	4.5	А
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}, I_D = I_{AR}, V_{DD} = 50 \text{ V}$ )	350	mJ
dv/dt (4)	Peak diode recovery voltage slope	15	V/ns
T <sub>stg</sub>	Storage temperature	- 55 to 150	°C
Тj	Max. operating junction temperature	150	°C

Table 2.	Absolute	maximum	ratings
----------	----------	---------	---------

1. The value is rated according to  $\mathsf{R}_{thj\text{-}case}$ 

2. When mounted on 1inch<sup>2</sup> FR-4 board, 2 oz Cu

3. Pulse width limited by safe operating area

4. I\_{SD}  $\leq$  12 A, di/dt  $\leq$  400 A/µs, V<sub>DSpeak</sub>  $\leq$  V<sub>(BR)DSS</sub>, V<sub>DD</sub> = 80% V<sub>(BR)DSS</sub>

#### Table 3. Thermal data

Symbol Parameter		Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max	1.14	°C/W
$R_{thj-amb}^{(1)}$	Thermal resistance junction-amb max	42	°C/W

1. When mounted on 1inch<sup>2</sup> FR-4 board, 2 oz Cu



## 2 Electrical characteristics

(T<sub>C</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0	600			V
1	Zero gate voltage	V <sub>DS</sub> = 600 V			1	μΑ
$I_{\text{DSS}}$ drain current (V <sub>GS</sub> = 0)		V <sub>DS</sub> = 600 V, T <sub>C</sub> = 125 °C			100	μΑ
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 25 V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6 A		0.260	0.310	Ω

Table 4. On /off states

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	1000	-	pF
C <sub>oss</sub>	Output capacitance	V <sub>DS</sub> = 50 V, f = 1 MHz,		60	-	pF
C <sub>rss</sub>	Reverse transfer capacitance	V <sub>GS</sub> = 0		3	-	pF
C <sub>oss eq.</sub> <sup>(1)</sup>	Output equivalent capacitance	$V_{DS} = 0$ to 480 V, $V_{GS} = 0$	-	225	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1, I <sub>D</sub> =0	-	3.5	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 12 A,	-	35	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	6	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 14)	-	20	-	nC

1.  $C_{oss \ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DS}$ .

-	Table 6.	Switching	times

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
t <sub>d(on)</sub>	Turn-on delay time		-	12	-	ns
t <sub>r</sub>	Rise time	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 6.5 A, R <sub>G</sub> = 4.7 Ω, V <sub>GS</sub> = 10 V		15		ns
t <sub>d(off)</sub>	Turn-on delay time	(see <i>Figure 17</i> )		55		ns
t <sub>f</sub>	Fall time			25		ns



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		12	А
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		48	А
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 12 A, V <sub>GS</sub> = 0	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 12 A, di/dt = 100 A/µs	-	300		ns
Q <sub>rr</sub>	Reverse recovery charge	$V_{DD} = 60 \text{ V}$	-	4.0		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 15)	-	25		А
t <sub>rr</sub>	Reverse recovery time	V <sub>DD</sub> = 60 V	-	360		ns
Q <sub>rr</sub>	Reverse recovery charge	di/dt = 100 A/µs, I <sub>SD</sub> = 12 A	-	4.5		μC
I <sub>RRM</sub>	Reverse recovery current	T <sub>j</sub> =150 °C (see <i>Figure 15</i> )	-	25		А


Table 7. Source drain diode


1. Pulse width limited by safe operating area.


2. Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%



### 2.1 Electrical characteristics (curves)







VDS (norm)

1.10

1.08

1.06

1.04


1.02 1.00

0.98 0.96

0.94 0.92

-50 -25

Figure 7. Static drain-source on-resistance









Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations

Figure 10. Normalized gate threshold voltage Figure 11. vs temperature








Figure 12. Source-drain diode forward characteristics





### 3 Test circuits

Figure 13. Switching times test circuit for resistive load









Figure 14. Gate charge test circuit

Figure 15. Test circuit for inductive load switching and diode recovery times











Figure 18. Switching time waveform



DocID018856 Rev 3



### 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



	Tuble of I owert EAT		
Dim.		mm	
Dim.	Min.	Тур.	Max.
A	0.80	0.90	1.00
A1	0.00	0.02	0.05
b	0.95	1.00	1.05
D		8.00	
E		8.00	
D2	7.05	7.20	7.30
E2	4.15	4.30	4.40
e		2.00	
L	0.40	0.50	0.60

Table 8. PowerFLAT<sup>™</sup> 8x8 HV mechanical data






Figure 19. PowerFLAT™ 8x8 HV drawing mechanical data



DocID018856 Rev 3




Figure 20. PowerFLAT<sup>™</sup> 8x8 HV recommended footprint (dimensions in mm.)



### 5 Packaging mechanical data





Figure 21. PowerFLAT™ 8x8 HV tape

#### Figure 22. PowerFLAT<sup>™</sup> 8x8 HV package orientation in carrier tape.








Figure 23. PowerFLAT™ 8x8 HV reel



## 6 Revision history

Date	Revision	Changes
19-May-2011	1	First release.
03-Nov-2011	2	Section 4: Package mechanical data has been updated. Minor text changes.
28-Nov-2013	3	<ul> <li>Modified: title</li> <li>Modified: V<sub>GS</sub>, I<sub>AR</sub>, E<sub>AS</sub> values in <i>Table 2</i></li> <li>Modified: note 2 in <i>Table 2</i></li> <li>Modified: R<sub>thj-amb</sub> value in <i>Table 3</i></li> <li>Modified: I<sub>D</sub> value in <i>Table 5</i></li> <li>Modified: the entire typical value in <i>Table 6</i></li> <li>Modified: I<sub>SD</sub> value in <i>Table 6</i></li> <li>Modified: <i>Figure 3, 4, 5, 13, 14, 15</i>, and <i>16</i></li> <li>Updated: Section 4: Package mechanical data and added Section 5: Packaging mechanical data</li> </ul>

#### Table 9. Document revision history



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

DocID018856 Rev 3

