

### STL200N45LF7

# N-channel 45 V, 1.4 mΩ typ., 120 A STripFET ™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	lσ
STL200N45LF7	45 V	1.8 mΩ	120 A

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent FoM (figure of merit)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### **Applications**

Switching applications

#### **Description**

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packing
STL200N45LF7	200N45F7	PowerFLAT™ 5x6	Tape and reel

Contents STL200N45LF7

### Contents

1	Electrical ratings					
2	Electric	al characteristics	4			
	2.1	Electrical characteristics (curves)	6			
3	Test cir	cuits	8			
4	Packag	e information	9			
	4.1	PowerFLAT™ 5x6 type C package information	9			
	4.2	PowerFLAT™ 5x6 packing information	11			
5	Revisio	n history	13			

STL200N45LF7 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V <sub>DS</sub>	Drain-source voltage	45	V	
$V_{GS}$	Gate-source voltage	± 20	V	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 25 °C	120	Α	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>C</sub> = 100 °C	120	Α	
I <sub>DM</sub> <sup>(1)(2)</sup>	Drain current (pulsed)	480	Α	
I <sub>D</sub> (3)	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	36	Α	
I <sub>D</sub> <sup>(3)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	25.7	Α	
I <sub>DM</sub> <sup>(2)(3)</sup>	Drain current (pulsed)	144	Α	
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at T <sub>C</sub> = 25 °C	150	W	
P <sub>TOT</sub> (3)	Total dissipation at T <sub>pcb</sub> = 25 °C	4.8	W	
T <sub>stg</sub>	Storage temperature range	-55 to 175 °C		
Tj	Operating junction temperature range	-55 to 175	C	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1	°C/W
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	31.3	°C/W

#### Notes

 $^{(1)}$ When mounted on FR-4 board of 1 inch², 2 oz Cu

 $<sup>\</sup>ensuremath{^{(1)}}\xspace$  This value is rated according to  $R_{thj\text{-case}}$  and limited by package

<sup>(2)</sup>Pulse width limited by safe operating area

 $<sup>^{(3)}\</sup>text{This}$  value is rated according to  $R_{\text{thj-pcb}}$ 

Electrical characteristics STL200N45LF7

### 2 Electrical characteristics

 $T_C = 25$  °C unless otherwise specified

#### Table 4: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	45			V
IDSS	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 45 V			1	μΑ
I <sub>GSS</sub>	Gate body leakage current	$V_{DS} = 0, V_{GS} = 20 \text{ V}$			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	1.2			V
D	Static drain acures on registance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 18 A		1.4	1.8	mΩ
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS} = 4.5 \text{ V}, I_D = 18 \text{ A}$		2	2.5	mΩ

#### Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	5170	1	pF
Coss	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$	-	1190	ı	pF
Crss	Reverse transfer capacitance	VG3 - V	-	68	1	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	0.5	0.9	2	Ω
$Q_g$	Total gate charge	$V_{DD} = 22.5 \text{ V}, I_D = 36 \text{ A}$	-	33	-	nC
Qgs	Gate-source charge	V <sub>GS</sub> = 4.5 V,	-	15	-	nC
Q <sub>gd</sub>	Gate-drain charge	see Figure 14: "Test circuit for gate charge behavior"	-	10	,	nC

### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 22.5 V, $I_{D}$ = 18 A,	-	25	-	ns
tr	Rise time	R <sub>G</sub> = 4.7 Ω V <sub>GS</sub> = 10 V (see Figure 13: "Test circuit for resistive load switching times" and Figure 18: "Switching time waveform")	-	6	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	58	-	ns
<b>t</b> f	Fall time		-	7	-	ns

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> = 36 A, V <sub>GS</sub> = 0 V	-		1.1	V
t <sub>rr</sub>	Reverse recovery time	I <sub>D</sub> = 36 A, di/dt = 100 A/μs,	-	48		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 36 V, (see <i>Figure 15: "Test</i>	-	55		nC
I <sub>RRM</sub>	Reverse recovery current	circuit for inductive load switching and diode recovery times")	-	2.3		Α

#### Notes:

 $<sup>^{(1)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%

### 2.1 Electrical characteristics (curves)

Figure 2: Safe operating area GIPG020316OLDFLSOA I<sub>D</sub> (A) 10<sup>2</sup> t ₀=100 µs Operation in this area is limited by R<sub>DS(on)</sub> 10<sup>1</sup> t ,=1 ms 10<sup>0</sup> T<sub>j</sub>≤ 175 °C T<sub>o</sub>= 25°C single pulse t <sub>p</sub>=10 ms 10<sup>-1</sup> 10° 10<sup>1</sup>  $V_{DS}(V)$ 

Figure 3: Thermal impedance K GIPG0203160LDFLZTH  $\delta$  =0.5  $\delta$  =0.05  $\delta$  =0.05  $\delta$  =0.01  $\delta$  =0.05  $\delta$  =0.01  $\delta$  =0.05  $\delta$  =0.05  $\delta$  =0.05  $\delta$  =0.01  $\delta$  =0.05  $\delta$  =0.

Figure 4: Output characteristics

(A)

V<sub>GS</sub>=5, 6, 7, 8, 9, 10 V


120


V<sub>GS</sub>=4 V

120


V<sub>GS</sub>=3 V

0
0
2
4
6
V<sub>DS</sub>(V)







DocID027980 Rev 4




STL200N45LF7 Electrical characteristics

Figure 9: Normalized gate threshold voltage vs temperature V<sub>GS(th)</sub> (norm.) GIPG020316OLDFLVTH 1.2  $I_D = 250 \mu A$ 1.0 8.0 0.6 0.4 0.2 -75 -25 25 75 125  $\overline{\mathsf{T}}_{\mathsf{j}}\,(^{\circ}\mathsf{C})$ 







Test circuits STL200N45LF7

### 3 Test circuits

Figure 13: Test circuit for resistive load switching times


Figure 14: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF D.U.T.


Vos 1 1 kΩ 100 nF D.U.T.

AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times







#### **Package information** 4

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

#### PowerFLAT™ 5x6 type C package information 4.1

6 7 8  $E_{7}$ E2 E3Bottom view D5(x4) e(x6) b(x8) Side view Top view 8231817\_typeC\_A0ER\_Rev14

Figure 19: PowerFLAT™ 5x6 type C package outline

Table 8: PowerFLAT™ 5x6 type C package mechanical data

<b>Min.</b> 0.80 0.02	mm Typ.	<b>Max.</b> 1.00
0.80	Тур.	
		1.00
0.02		1.00
		0.05
	0.25	
0.30		0.50
5.80	6.00	6.20
5.00	5.20	5.40
4.15		4.45
4.05	4.20	4.35
4.80	5.00	5.20
0.25	0.40	0.55
0.15	0.30	0.45
	1.27	
5.95	6.15	6.35
3.50		3.70
2.35		2.55
0.40		0.60
0.08		0.28
0.20	0.325	0.45
0.75	0.90	1.05
1.05		1.35
0.725		1.025
0.05	0.15	0.25
0°		12°
	0.30 5.80 5.00 4.15 4.05 4.80 0.25 0.15 5.95 3.50 2.35 0.40 0.08 0.20 0.75 1.05 0.725 0.05	0.30       5.80     6.00       5.00     5.20       4.15     4.20       4.80     5.00       0.25     0.40       0.15     0.30       1.27     5.95       3.50     2.35       0.40     0.08       0.20     0.325       0.75     0.90       1.05     0.725       0.05     0.15

STL200N45LF7 Package information




Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

## 4.2 PowerFLAT™ 5x6 packing information

P155:05

D0

Ø155:05

D1

Ø15 MN

P16:00:01)

A0(6:30:0.01)

SECTION YY

(i) Measured from centerline of sprocket hole to centerline of pocket.

(ii) Cumulative tolerance of 10 sprocket hole holes is 0.20.

(iii) Measured from centerline of sprocket hole to centerline of pocket.

(iii) Cumulative tolerance of 10 sprocket hole to centerline of pocket.

(iii) Measured from centerline of sprocket hole to centerline of pocket.

(iii) Measured from centerline of sprocket hole to centerline of pocket.

(iii) Measured from centerline of sprocket hole to centerline of pocket.

8234350 Tape\_rev\_C

Figure 21: PowerFLAT™ 5x6 tape (dimensions are in mm)

Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





Figure 23: PowerFLAT™ 5x6 reel



STL200N45LF7 Revision history

# 5 Revision history

Table 9: Document revision history

Date	Revision	Changes
17-Jun-2015	1	First release.
03-Mar-2016	2	Modified: title, R <sub>DS(on) max</sub> and I <sub>D</sub> value in cover page.  Modified: Table 2: "Absolute maximum ratings", Table 4: "On/off-state", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Sourcedrain diode".  Added: Section 3.1: "Electrical characteristics (curves)".  Modified: Section 5.1: "PowerFLAT™ 5x6 type C package information".  Minor text changes
01-May-2016	3	Updated Table 4: "On/off-state", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source-drain diode".  Minor text changes.
10-Jun-2016	4	Document status promoted from preliminary to production data.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved