

# STMPE1208S


# Xpander Logic<sup>™</sup> with 12-channel touchkey

## Features

- 12 touchkey capacitive sensor inputs
- eet4U 12-bit general purpose input/output (GPIO)
  - Operating voltage 2.5 5.5 V
  - 98 μA in active mode, 60 μA in idle mode
  - Dual interrupt output pin
  - I<sup>2</sup>C interface (up to 400 kHz)
  - 7 kV HBM ESD protection
  - Idle and sleep mode for low power operation
  - Advanced data filtering (AFS)
  - Environment tracking calibration (ETC)
  - Individually adjustable touch variance (TVR) setting for all channels
  - Adjustable environmental variance (EVR) for optimal calibration

## Applications

- Notebook computers
- Monitors
- Set-top boxes
- Televisions
- Portable media players and game consoles
- Mobile and smart phones
- Home entertainment systems
- Domestic appliances



## Description

The STMPE1208S is a 12-channel GPIO capacitive touchkey sensor able to interface a main digital ASIC via the two-line bidirectional bus  $(I^2C)$ . It senses changes in capacitance using a fully digital architecture, giving fast and accurate results at very low power consumption. Automatic impedance calibration ensures that changes in environment will never affect the correct operation of the capacitive touchkeys.

### Table 1.Device summary

Order code	Package	Packing
STMPE1208SQTR	QFN40	Tape and reel

July 2008	Rev 3	1/51
		www.st.com

# Contents

1	Pin configuration and function       5         1.1       Power management       8		
2	Clock setting		
ataSheet4U.com	I2C interface		
4	Power schemes		
5	Capacitive sensors		
	5.1 Capacitive sensing 14		
	5.2 Capacitance compensation 15		
	5.3 Setting of TVR and EVR 15		
	5.3.1 3-stage data filtering system16		
	5.3.2 Noise filtering		
	5.3.3 BEEP output		
	5.3.4 Interrupt system		
6	Register map and function description		
7	Command registers 40		
8	Maximum rating		
	8.1 Recommended operating conditions		
9	Electrical specifications 44		
10	Package mechanical data 45		
11	Revision history		



# List of tables

Table 1.	Device summary	1
Table 2.	Pin assignments and description	5
Table 3.	Clocking system	9
Table 4.	I2C addresses	C
Table 5.	Operation modes	1
Table 6.	Calibration action under different scenarios	3
Table 7.	Register summary map table	9
Table 8.	Command registers	C
Table 9.	Absolute maximum ratings	3
Table 10.	Recommended operating conditions	3
Table 11.	DC electrical characteristics (-40 - 85 °C unless otherwise stated))	4
Table 12.	QFN40 (5 x 5 mm) mechanical data	5
Table 13.	Document revision history	)



# List of figures

Figure 1.	STMPE1208S pin configuration	. 5
Figure 2.	STMPE1208S block diagram	
Figure 3.	Application diagram	. 7
Figure 4.	STMPE1208S operating states	. 8
Figure 5.	Read and write modes (random and sequential)	12
Figure 6.	Power using the internal regulator	13
Figure 7.	Power bypassing the internal regulator	13
Figure 8.	Capacitive sensors	14
Figure 9.	Capacitive sensing	14
Figure 10.	Capacitance compensation	15
Figure 11.	3-stage data filtering system	17
Figure 12.	Interrupt system	18
Figure 13.	Software interface (G_INT based)	41
Figure 14.	Software interface (T_INT based)	42
Figure 15.	QFN40 (5 x 5 mm) package outline	46
Figure 16.	QFN40 recommended footprint without ground pad VIA	47
Figure 17.	QFN40 recommended footprint with ground pad VIA	47
Figure 18.	QFN40 tape information	48
Figure 19.	Reel information	49



1

# Pin configuration and function




Figure 1. STMPE1208S pin configuration

#### Table 2. Pin assignments and description

Pin number	Pin name	Description
1	GPIO_1	General purpose I/O
2	GPIO_0	General purpose I/O
3	SDATA	I <sup>2</sup> C data
4	SCLK	I <sup>2</sup> C clock
5	T_INT	Touch interrupt
6	G_INT	General interrupt
7	BEEP	Beep output
8	TCLK	Test pin (to be grounded)
9	GPIO_11	General purpose I/O
10	GPIO_10	General purpose I/O
11	GPIO_9	General purpose I/O



Table 2.         Pin assignments and description (continued)			
Pin number Pin name		Description	
12	GPIO_8	General purpose I/O	
13	GPIO_7	General purpose I/O	
14	GPIO_6	General purpose I/O	
15	VPH	3 –5.5 V power supply (regulator input) Supply to this pin is also used for powering the GPIO	
16	GND	Ground	
17	S_REF	Touch sensing reference.	
18	S_IN_11	Capacitance sensing input 11	
19	S_IN_10	Capacitance sensing input 10	
20	S_IN_9	Capacitance sensing input 9	
21	S_IN_8	Capacitance sensing input 8	
22	S_IN_7	Capacitance sensing input 7	
23	S_IN_6	Capacitance sensing input 6	
24	GND	Ground	
25	V25	2.5 V supply	
26	VREG	Internal regulator output	
27	VPH	3-5.5 V power supply (regulator input)	
28	S_IN_5	Capacitance sensing input 5	
29	S_IN_4	Capacitance sensing input 4	
30	S_IN_3	Capacitance sensing input 3	
31	S_IN_2	Capacitance sensing input 2	
32	S_IN_1	Capacitance sensing input 1	
33	S_IN_0	Capacitance sensing input 0	
34	RESET_IN	Active low reset pin. This pin should be held 'low' for 10 mS from power stable state. Recommended: 47 K resistor with 0.47 μF capacitor	
35	ID_1	I <sup>2</sup> C address	
36	ID_0	I <sup>2</sup> C address	
37	GPIO_5	General purpose I/O	
38	GPIO_4	General purpose I/O	
39	GPIO_3	General purpose I/O	
40	GPIO_2	General purpose I/O	
· · · · · · · · · · · · · · · · · · ·	•	· · ·	

 Table 2.
 Pin assignments and description (continued)

ww.DataSheet4U.com







Figure 2. STMPE1208S block diagram






## 1.1 Power management

The STMPE1208S operates in 3 states.

### Figure 4. STMPE1208S operating states



On RESET, the STMPE1208S enters the ACTIVE state immediately.

Upon a fixed period of inactivity, the device enters into the SLEEP state. Any touch activity in SLEEP state would cause the device to go back to ACTIVE state.

In SLEEP mode:

-Calibration continues if F2A bit is set in CONTROL register

-Calibration stops if F2A bit is NOT set in CONTROL register

If no touch activity is expected, the host may set the device into HIBERNATE state to save power.



# 2 Clock setting

The STMPE1208S uses a flexible clocking system that allows the user to adjust the clock speed for optimization of power consumption.

OSC	PDIV	Clock	NDIV	Active	ldle
030				Sensor clock	
	00	0 1.6 MHz	0	20 KHz	100 Hz
	00		1	10 KHz	50 Hz
	04	800 KHz	0	10 KHz	50 Hz
01 1.6 MHz	01		1	5 KHz	25 Hz
	10	400 KHz	0	5 KHz	25 Hz
	10		1	2.5 KHz	12.5 Hz
	11		0	2.5 KHz	12.5 Hz
	200	200 KHz	1	1.25 KHz	6.25 Hz

Table 3.	Clocking system
----------	-----------------

The clock frequency must be set to value higher than the expected I<sup>2</sup>C frequency.



# 3 I<sup>2</sup>C interface

The features that are supported by the  $I^2C$  interface are the following ones:

- I<sup>2</sup>C slave device
- Compliant to Philips I<sup>2</sup>C specification version 2.1
- Supports standard (up to 100 kbps) and fast (up to 400 kbps) modes.
- 7-bit and 10-bit device addressing modes
- General call
- Start/Restart/Stop

The address is selected by the state of 2 pins. The state of the pins is read upon reset and then the pins can be configured for normal operation. The pins have a pull-up or down to set the address. The  $I^2C$  interface module allows the connected host system to access the registers in the STMPE1208S.

ID_1	ID_0	7-bit address	ID 0 7-bit addross		ddress
	ע_שו		Write	Read	
0	0	0x58	0xB0	0xB1	
0	1	0x59	0xB2	0xB3	
1	0	0x5A	0xB4	0xB5	
1	1	0x5B	0xB6	0xB7	

Table 4. I<sup>2</sup>C addresses

### Start condition

A Start condition is identified by a falling edge of SDATA while SCLK is stable at high state. A Start condition must precede any data/command transfer. The device continuously monitors for a Start condition and will not respond to any transaction unless one is encountered.

### Stop condition

A Stop condition is identified by a rising edge of SDATA while SCLK is stable at high state. A Stop condition terminates communication between the slave device and bus master. A read command that is followed by NoAck can be followed by a Stop condition to force the slave device into idle mode. When the slave device is in idle mode, it is ready to receive the next I2C transaction. A Stop condition at the end of a write command stops the write operation to registers.

### Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter releases the SDATA after sending eight bits of data. During the ninth bit, the receiver pulls the SDATA low to acknowledge the receipt of the eight bits of data. The receiver may leave the SDATA in high state if it would to not acknowledge the receipt of the data.



### **Data Input**

The device samples the data input on SDATA on the rising edge of the SCLK. The SDATA signal must be stable during the rising edge of SCLK and the SDATA signal must change only when SCLK is driven low.

### Slave device address

The slave device address is a 7 or 10-bit address, where the least significant 3-bit are programmable. These 3-bit values will be loaded in once upon reset and after that these 3 pins no longer be needed with the exception during General Call. Up to 4 STMPE1208S devices can be connected on a single  $I^2C$  bus.

### Memory addressing

For the bus master to communicate to the slave device, the bus master must initiate a Start condition and followed by the slave device address. Accompanying the slave device address, there is a Read/ bit (R/). The bit is set to 1 for read and 0 for write operation.

If a match occurs on the slave device address, the corresponding device gives an acknowledgement on the SDA during the 9th bit time. If there is no match, it deselects itself from the bus by not responding to the transaction.

Mode	Byte	Programming sequence	
		Start, Device address, $R/\overline{W} = 0$ , Register address to be read	
		Restart, Device address, $R/\overline{W} = 1$ , Data Read, STOP	
Read	≥1	estart, Device address, $R/W = 1$ , Data Read, STOP no Stop is issued, the Data Read can be continuously performed. If e register address falls within the range that allows an address auto- crement, then the register address auto-increments internally after very byte of data being read. For those register addresses that fall ithin a non-incremental address range, the address will be kept static roughout the entire write operations. Refer to the memory map table r the address ranges that are auto and non-increment. An example such a non-increment address is FIFO tart, Device address, $R/W = 0$ , Register address to be written, Data /rite, Stop	
		Start, Device address, $R/\overline{W} = 0$ , Register address to be written, Data Write, Stop	
Write	≥1	If no Stop is issued, the Data Write can be continuously performed. If the register address falls within the range that allows address auto- increment, then the register address auto-increments internally after every byte of data being written in. For those register addresses that fall within a non-incremental address range, the address will be kept static throughout the entire write operations. Refer to the memory map table for the address ranges that are auto and non-increment.	

Table 5. Operation modes







Figure 5. Read and write modes (random and sequential)

w.DataSheet4U.com




## 4 Power schemes

The STMPE1208S can be powered by a 2.5 V supply directly, or 3.0 - 5.5 V supply through the internal voltage regulator.



1. REG\_DISABLE bit in CTRL\_2 register = 0

### Figure 7. Power bypassing the internal regulator




1. REG\_DISABLE bit in CTRL\_2 register = 1




# 5 Capacitive sensors

The STMPE1208S capacitive sensor is based on fully digital, impedance change detection engine that is capable of detecting very small change in capacitance.







## 5.1 Capacitive sensing

The STMPE1208S senses a human touch by the additional capacitance introduced to the pad (with respect to ground). This capacitance causes a delay in a clock signal on the sensing pad, and the delay in the sensing pad is compared with a reference clock and the difference is a direct representation of the additional capacitance introduced by the proximity/touch of finger.





Figure 9. Capacitive sensing

57

## 5.2 Capacitance compensation

The STMPE1208S is capable to measuring up to 7.2 pF in capacitance difference between the reference point (Zref) and the individual channels. In the case where the PCB connection between the sensor pads and the device is too long, the "REFERENCE DELAY" register is able to shift the reference by up to 6.0 pF, allowing the TOUCH channels to measure added capacitance 7.2 pF with offset of 6.0 pF, as shown in following diagram.

In case this is still not enough to compensate for the capacitance on sensor lines (due to very long sensor trace), an external capacitor of up to 30 pF can be connected at the A\_Ref pin. This allows to further shift up the dynamic range of the capacitance measurement.



### Sheet4U.com Figure 10. Capacitance compensation

The sensed capacitance is accessible to host through the "IMPEDANCE" registers.

## 5.3 Setting of TVR and EVR

The STMPE1208S uses 2 main parameters to control the sensitivity and calibration of the capacitive sensing system. TVR (touch variance) is a channel-specific value, that specifies the number of steps the sensed capacitance must be above the internal reference, to be considered a touch. Generally, this should be set as 4 –10, but it must be bigger than EVR.

The EVR (environment variance) is a shared value that is applied to all the channels. This specifies the maximum change in capacitance that can be considered due to the shifting of the environmental factor. Generally, this should be set to 1-5, but it must be less than TVR.

### **Environment tracking calibration**

On power up, a calibration is executed. The initial calibration takes about 150 clock cycles of sensor clock for completion. Using 5 kHz sensor clock, this would be 30 mS.

However, if any of the sensors are touched during powering up, calibration is delayed, until all sensors are untouched. In this case, the time taken for calibration, from the time when all sensors are untouched is:

2 \* calibration interval + 150 \* sensor clock period



The STMPE1208S maintains 2 parameters for each TOUCH channels: TVR and CALIBRATED IMPEDANCE. CALIBRATED IMPEDANCE is an internal reference of which, if the currently measured IMPEDANCE exceeds the CALIBRATED IMPEDANCE by a magnitude of TVR, it is considered a TOUCH.

If the IMPEDANCE is more than the CALIBRATED IMPEDANCE, but the magnitude does not exceed CALIBRATED IMPEDANCE by TVR, it is not considered a TOUCH. In this case, 2 scenarios are possible:

- 1. Environmental changes has caused the IMPEDANCE to increase
- 2. Finger is near the sensing pad, but not near enough

w.DataSheet4U.com

In case 1, the change in IMPEDANCE is expected to be small, as environmental changes are normally gradual. A value "EVR" is maintained to specify the maximum IMPEDANCE change that is still considered an environmental change.

Scenario	Touch sensing and calibration action			
IMP>CALIBRATED IMP + TVR	TOUCH, no calibration			
IMP>CALIBRATED IMP + EVR	NO TOUCH, no calibration			
IMP <calibrated +="" imp="" tvr<br="">IMP<calibrated +="" evr<="" imp="" td=""><td>NO TOUCH, new CALIBRATED IMP = previous</td></calibrated></calibrated>	NO TOUCH, new CALIBRATED IMP = previous			
IMP>CALIBRATED IMP	CALIBRATED IMP + change in IMP			
IMP <calibrated imp<="" td=""><td>NO TOUCH, new CALIBRATED IMP = new IMP</td></calibrated>	NO TOUCH, new CALIBRATED IMP = new IMP			

ETC WAIT register state a period of time of which, all TOUCH inputs must remain "NO TOUCH" for the next calibration to be carried out.

CAL INTERVAL states the period of time between successive calibrations when there are prolonged NO TOUCH condition.

### 5.3.1 3-stage data filtering system

The output from the calibration unit is an instantaneous "TOUCH" or "NO TOUCH" status. This output is directed to the filtering stage where the 2 stage noise filtering and 1 stage data filtering is applied to the touch status.






Figure 11. 3-stage data filtering system

### Integration and filtering unit

TOUCH is sampled across a programmable period of time. The output of the integration stage would be a "STRENGTH" (in STRENGTH register) that indicates the number of times a "TOUCH" is seen, across the integration period. The "STRENGTH" is then compared with the value in "STRENGTH THRESHOLD" register. If STRENGTH exceeds the STRENGTH THRESHOLD, this is considered a valid TOUCH.

If required, a 2<sup>nd</sup> stage filtering feature controlled by FILTER PERIOD and FILTER\_THRESHOLD registers.

In data filtering stage, 3 modes of operation are supported:

AFS Mode 1: Only the TOUCH channel with highest STRENGTH is taken

AFS Mode 2: All TOUCH channels with STRENGTH > STRENGTH THRESHOLD is taken

AFS Mode 3: The 2 TOUCH channels with the highest STRENGTH are selected.

These modes are selected using the FEATURE SELECTOR register.

The final, filtered data is accessible through the TOUCH BYTE register.

#### 5.3.2 Noise filtering

When the STMPE1208S is operating in the vicinity of highly emissive circuits (DC-DC Converter, PWM Controller/Drive etc), the sensor inputs will be affected by high-frequency noise. In this situation, the 2-stage time-integrating function could be used to distinguish between real touch, or emission-related false touch.

#### 5.3.3 **BEEP** output

STMPE1208S is able to drive an external Piezo Buzzer directly with the built-in beep generator. The BEEP output can be programmed to varies from 1.5 KHz to 400 KHz, with period of 100 uS to 2.5 S.




## 5.3.4 Interrupt system

2 interrupt pins are available in STMPE1208S for different application needs.

- G\_INT asserts when there are any unmasked interrupt events
- T\_INT asserts when there are any TOUCH events

### Figure 12. Interrupt system

ww.DataSheet4U.com



1. G\_INT is cleared by writing to the INT CLEAR register

2. T\_INT is cleared by reading the Touch Byte register



# 6 Register map and function description

This section lists and describes the registers of the STMPE1208S device, starting with a register map and then detailed descriptions of register types.

Address	Module register	Туре	Reset value	Description
0x00	FEATURE_SEL	R/W	0x04	Feature selection
0x01 –0x0C	TVR 0 –11	R/W	0x08	TVR (touch variance) setting of each capacitive channel
0x0D	EVR	R/W	0x04	EVR (enviromental variance) setting of all 12 channels
0x0E	ETC_WAIT	R/W	0x27	Wait time for calibration
0x0F	REF_DELAY	R/W	0x00	Value of reference delay chain
0x10-0x1B	STRENGTH_THRES	R/W	0x01	Setting of strength threshold for each channel
0x1C	INTEGRATION_ TIME	R/W	0x0F	Integration time for AFS mode
0x1D	IDLE_TIME	R/W	0x0F	Period to enter IDLE mode after non-activity
0x1E	GPIO_REG_L	R/W	0x00	Output state of I/O if configured as GPIO
0x1F	GPIO_REG_H	R/W	0x00	Output state of I/O if configured as GPIO
0x20	GPIO_CFG_L	R/W	0x00	To configure I/O as GPIO or direct capacitive measurement output
0x21	GPIO_CFG_H	R/W	0x00	To configure I/O as GPIO or direct capacitive measurement output
0x22	GPIO_DIR_L	R/W	0x00	Direction of GPIO
0x23	GPIO_DIR_H	R/W	0x00	Direction of GPIO
0x24	CTRL_1	R/W	0x00	Functional control of capacitive sensing
0x25	CTRL_2	R/W	0x00	Functional control of capacitive sensing
0x26	INT_MASK	R/W	0x00	Mask for GINT interrupt sources
0x27	INT_CLR	R/W	0x00	Writing this register clears the INT Pending register
0x28	BEEP_PER	R/W	0x00	Set the period of BEEP output
0x29	BEEP_FREQ	R/W	0x00	Set the frequency of BEEP output

 Table 7.
 Register summary map table

w.DataSheet4U.com



Table 7: Register summary map table (continued)									
Address	Module register	Туре	Reset value	Description					
0x2A	CAL_INTERVAL	R/W	0x30	Set the interval between calibrations					
0x2B	EXT_INT_EN	R/W	0x00	Enable for GPIO interrupt					
0x2C	EXT_INT_POL	R/W	0x00	Polarity of GPIO interrupt					
0x2D	FILTER_PERIOD	R/W	0x00	Set the period for filter feature					
0x2E	FILTER_TRES	R/W	0x00	Set the threshold of filter feature					
0x50 –0x5B	STRENGHT	R	0x00	Strength recorded during each integration period in AFS mode					
0x5C0x67	CAL_IMP	R	0x00	Reference impedance of each channel after ETC calibration					
0x68 –0x73	IMP	R	0x00	Measured impedance of each channel					
0x74	STA	R	0x00	Power management mode					
0x75	TOUCH_BYTE_L	R	0x00	Touch sensing data output					
0x76	TOUCH_BYTE_H	R	0x00	Touch sensing data output					
0x77	INT_PENDING	R	0x00	Status of GINT interrupt sources					
0x78	GPIO_IN_L	R	0x00	GPIO input states can be read here					
0x79	GPIO_IN_H	R	0x00	GPIO input states can be read here					
0xF8	CLK_SRC_INTERN	W	—						
0xF9	CLK_SRC_EXT	W	_						
0xFA	BIAS_OFF	W	_						
0xFB	BIAS_ON	W	_						
0xFC	WAKEUP_SLEEP	W	_						
0xFD	ENTER_SLEEP	W	_						
0xFE	COLD_RST	W	_						
0xFF	WARM_RST	W	_						

### Table 7. Register summary map table (continued)

www.DataSheet4U.com



### FEATURE\_SEL

## Feature selection register

7	6	5	4	3	2	1	0
	RESERVED				AFS2	AFS1	FILTER_EN
Address:		0x00					
Туре:		R/W					
Reset:		0x04					
Description	:	The feature se	ection reg	ister is use	d to select the Al	S mode and filt	er enable
	[7:4]	RESERVED					
	[3]	AFS3: write '1' to	o enable AF	S mode 3 (t	wo strongest keys	only)	
	[2]	AFS2: write '1' to	o enable AF	S mode 2 (a	II keys above three	shold)	
	[1]	AFS1: write '1' to	o enable AF	S mode 1 (c	ne strongest key o	only)	

FILTER\_EN: write '1' to enable filter feature
 Note: only one bit among AFS1, AFS2, AFS3 could be set to '1' at the same time. If more than one are set to '1', results of the operation would be unpredictable.

TVR	Touch variance register [0-11]									
7	6	5	4	3	2	1	0			
-				TV	r [6:0]					
Address:	0x0	1 - 0x0C								
Туре:	R/W	/								
Reset:	0x0	8								
Description:	Sett	ting the TV	R betweer	n 0 - 99						
		•			sitivity of the se increases the s		ing its tolerance			
	Eac	h step of T	VR is equi	valent to a c	apacitance of 6	0 fF				
	Rec	commende	d value to <sup>·</sup>	TVR is 4-8.						
	[7] RES	SERVED								
[6	:0] <b>TVR</b>	8 [6:0]								

57

### Register map and function description

EVR		Enviromental variance register								
7	6	5	4	3	2	1	0			
-		evr [6:0]								
Address:		0x0D								
Туре:		R/W								
Reset:		0x04								
Description:	[7]	EVR is used to detect "Non-Touch" condition. Each step of EVR is equivalent to a capacitance of 60 fF. Recommended value to EVR is 2-6 (EVR must always be smaller than TVR).								
		<b>EVR</b> [6:0]								

ETC_WAIT	bration wait	time					
7	6	5	4	3	2	1	0
				ETC_WAIT [7	:0]		
Address:		0x0E					
Туре:		R/W					
Reset:		0x27					
Description:	[7:0]	status. ETC must persis	wait time = I t for this wait	ETC_Wait[7:	0] *64 *clock pe	all 12 keys retur riod. A "non-touc on is carried out	

57

## REFERENCE\_DELAY Reference delay

7	6	5	4	3	2	1	0				
RESERVED		REFERENCE_DELAY									
Address:		0x0F									
Туре:		R/W									
Reset:		0x00									
<b>Description</b> :	:	Reference delay register. Valid range = 0-128. Each step represents capacitanc value of 60 pF. Warm reset is required after this value is updated.									
	[7]	RESERVED									
	[6:0]	REFERENCE_	DELAY:								
		Valid range = 0-	-127								
		Each step repre	esents capac	citance value o	of 0.06 pF						

Each step represents capacitance value of 0.06 pF Warm reset is required after this value is updated



	THRES		Streng	gth thresh	old			
7	6	5	4	3	2	1	0	
			STRE	NGTH_THRESH	OLD			
ddress:	0x10 - 0	x1B						
уре:	R/W							
Reset:	0x01							
Description:	<b>on:</b> Setting threshold to be used in AFS mode to determin a valid touch.							
[ <b>7</b> :	0] STRENC	<b>3TH_THRE</b>	SHOLD					
NTEGRATIO	N_TIME		Integr	ation time	register			
7	6	5	4	3	2	1	0	
			IN <sup>-</sup>	TEGRATION_TIM	ΙE			
ddress:	0x1C							
уре:	R/W							
Reset:	0x0F							
Description:	Integrat	ion time in	AFS mo	de.				
[7.								
۲٬۰	0] INTEGR							
[/.	-			sensor cloc	k period * int	egration time [7:0]	l	
DLE_TIME	-		gration =	sensor cloc <b>ne registe</b>		egration time [7:0]	I	
DLE_TIME	-		gration =			egration time [7:0]	0	
DLE_TIME	Total pe	eriod of inte	egration =	ne registe	er			
DLE_TIME	Total pe	eriod of inte	egration =	ne registe	er			
DLE_TIME	Total pe	eriod of inte	egration =	ne registe	er			
DLE_TIME 7 Address:	Total pe	eriod of inte	egration =	ne registe	er			
DLE_TIME 7 Address: Type:	Total pe	eriod of inte	egration =	ne registe	er			
DLE_TIME 7 Address: Type: Buffer:	Total pe	eriod of inte	egration =	ne registe	er			
DLE_TIME 7 Address: Type: Buffer: Reset:	Total pe	<sup>5</sup> vice enters	in idle st	ne registe	2 2 s not touch de		0	



GPIO_STA									
7	6	5	4	3	2	1	0		
IO-7	IO-6	IO-5	IO-4	IO-3	IO-2	IO-1	IO-0		
Address:	0x′	1E							
Туре:	R/\	R/W							
Reset:	0x0	00							
Description:	If a DIO is set to function as GPIO (GPIO_CFG register) and output (GPIO_DIR register), the bits in this register would determine the output value of the corresponding GPIO. Applicable for GPIOs 0 - 7.								

### GPIO\_STA\_H

### **GPIO state register H**

7	6	5	4	3	2	1	0	
	RESE	RVED		IO-11	IO-10	IO-9	IO-8	
Address:	0x	1F						
Туре:	R/	W						
Reset:	0x(	00						
Description:	reg	If a DIO is set to function as GPIO (GPIO_CFG register) and output (GPIO_DIR register), the bits in this register would determine the output value of the corresponding GPIO. Applicable for GPIOs 8 - 11.						

### GPIO\_CFG\_L

## **GPIO** configuration register

7	6	5	4	3	2	1	0				
IO-7	IO-6	IO-5	IO-4	IO-3	IO-2	IO-1	IO-0				
Address:	0x	0x20									
Туре:	R/	R/W									
Reset:	0x	00									
Descriptio		Writing '1' in this GPIO configuration register sets the corresponding DIO as GPIO. Applicable for GPIOs 0-7.									

### GPIO\_CFG\_H

## **GPIO** configuration register

7	6	5	4	3	2	1	0	
	RESE	RVED		IO-11	IO-10	IO-9	IO-8	
Address:	0x2	21						
Туре:	R/\	N						
Reset:	0x0	00						
Description:	iption: Writing '1' in this GPIO configuration register sets the corresponding DIO as G Applicable for GPIOs 8-11.							

57

PIO_DIR_L GPIO direction register										
6	5	4	3	2	1	0				
IO-6	IO-5	IO-4	IO-3	IO-2	IO-1	IO-0				
0x	22									
R/	W									
0x	00									
	•	•				•				
R_H		GPIC	O direction	n register						
	6 10-6 0x R/' 0x n: Wi	6 5 10-6 10-5 0x22 R/W 0x00 n: Writing '1' in t register sets t	6       5       4         IO-6       IO-5       IO-4         0x22       R/W       0x00         N:       Writing '1' in this register register sets the correspondence of the corresp	6       5       4       3         IO-6       IO-5       IO-4       IO-3         0x22       R/W       0x00         N:       Writing '1' in this register sets the corresponding GPIO	6       5       4       3       2         IO-6       IO-5       IO-4       IO-3       IO-2         0x22       R/W       0x00       0x00         IV       Writing '1' in this register sets the corresponding GPI register sets the corresponding GPIO as output. App	6       5       4       3       2       1         IO-6       IO-5       IO-4       IO-3       IO-2       IO-1         0x22       R/W       0x00       0x00       In:       Writing '1' in this register sets the corresponding GPIO as input. Write register sets the corresponding GPIO as output. Applicable for GPIO				

	RESERVED	IO-11	IO-10	IO-9	IO-8				
Address:	0x23								
Туре:	R/W								
Reset:	0x00								
Description:	5 5	Writing '1' in this register sets the corresponding GPIO as input. Writing '0' in this register sets the corresponding GPIO as output. Applicable for GPIOs 8-11.							



## CTRL\_1

57

## **Control register 1**

7	6	5	4	3	2	1	0
-	F2A	PDIV	/[1:0]	NDIV	HDC_U	HDC_C	HOLD_C
Address:		0x24					
Туре:		R/W					
Reset:		0x00					
Description:		Control registe	er.				
	[7]	RESERVED					
	[6]	<b>F2A:</b> Write '1' to force stability, this bit		-	ive mode at all tim mes.	es. For best perfo	rmance and
	[5:4]	<b>PDIV[1:0]:</b> '00' : System clo '01' : System clo '10' : System clo '11' : System clo	ock = 800KH ock = 400KH	z z			
	[3]	NDIV: Sensor clock fre '0' :sensor clock '1' :sensor clock Initial calibration	x = system cl x = system cl	ock / 80 ock / 160	50		
	[2]				ecutes an uncondit node. Reads '0' wh		•
	[1]	HDC_C: Conditional hos	t driven calib	oration. Exec	utes a calibration if	no touch is being	g sensed.
	[0]	HOLD_C:	<i></i>				

'0' for auto-calibration mode

'1' disables auto-calibration

			0011				
7	6	5	4	3	2	1	0
	RESE	RVED		REGD	SCD	BEEP_ON	INT_POL
Address:	0x2	25					
Туре:	R/\	V					
Reset:	0x(	00					
Description	: Co	ntrol registe	ər.				
	[7:4] RE	SERVED					
		<b>GD</b> : to enable inte to disable	ernal regulat	tor (default)			
		<b>D</b> : Sensor cl ite '1' to disa					
		<b>EP_EN</b> : to enable be	ep output				
	'0' i	<b>[_POL</b> : Inter for rising edg for falling edg	je				

## CTRL\_2

### **Control register 2**

INT_MAS	SK		Inter	rrupt mas	sk		
7	6	5	4	3	2	1	0
-	EOC	EINT		-	I2A	A2I	TOUCH
Address:		0x26					
Туре:		R/W					
Reset:		0x08					
Descriptio	n:	Writing '1' to t	his register	disables th	e corresponding	interrupt source	Э.
	[7]	RESERVED					
	[6]	EOC: End of calibration	on.				
	[5]	EINT: EINT interrupt s	sources (GP	IO input) cha	nges.		
	[4:3]	RESERVED					
	[2]	I2A: SLEEP to active	e transition				
	[1]	A2I: Active to idle tra	ansition				
	[0]	TOUCH:					

Touch detect.

57

INT_CLR							
7	6	5	4	3	2	1	0
-	EOC	EINT		-	I2A	A2I	TOUCH
Address:		0x27					
Туре:							
Reset:		0x00					
Descriptior					ENDING registe ts in INT_PEND	er is set, system DING register.	software mu
	[7]	RESERVED					
		EOC: End of calibration	on.				
		EINT: EINT interrupt s	sources (GP	IO input) char	iges.		
	[4:3]	RESERVED					
		I2A: SLEEP to activ	e transition				
		<b>A2I</b> : Active to idle tra	ansition				
	[0]	TOUCH: Touch detect.					
BEEP_PE	RIOD	)	Beej	p period			

7	6	5	4	3	2	1	0		
				BEEP_PERIOD [	7:0]				
Address:	0x2	28							
Туре:	R/	W							
Reset:	0x	00							
Description:	Be	ep period							
	[7:0] <b>BE</b>	EP_PERIOD	:						
	Pe	riod = Beep F	Period [7:0]	* 8* System Cl	ock Period				
System Clock Period = 0.625 μs (1.6 MHz) to 5 μs (200 KHz) Period of Beep (min) = 0.625 μs * 8* 1 = 5 μs Period of Beep (max) = 5 μs * 8* 255 = 10 ms									



57

## BEEP\_FREQUENCY Beep frequency

7	6	5	4	3	2	1	0
			B	BEEP_FREQUEN	CY[7:0]		
Address:	0>	<b>k</b> 29					
Туре:	R	/W					
Reset:	0:	x00					
Description	: В	eep frequenc	y in KHz =	system cloc	ck/(beep freque	ncy [7:0]*2)+2)	
	[7:0] <b>B</b>	EEP_FREQUI	ENCY:				
		in From 200		20011-			

Min Freq = 200 KHz/512 = 390 Hz Max Freq = 1.6 MHz/2 = 800 kHz

CAL_INTE	RVA	L	Calil	Calibration interval								
7	6	5	4	3	2	1	0					
			INTERVAL[7:0]									
Address:		0x2A										
Туре:		R/W										
Reset:		0x30										
Description	:	Calibration int	Calibration interval									
	[7:0] INTERVAL: Interval between calibration = Calibration Interval [7:0] * sensor clock period * 50											

EXT_INT	_EN External interrupt enable register									
7	6	5	4	3	2	1	0			
IO-7	IO-6	IO-5	IO-4	IO-3	IO-2	IO-1	IO-0			
Address:	0	<2B								
Туре:	R	R/W								
Reset:	0	<b>k</b> 00								
Descriptio	n: E	Enable of the GPIO interrupt.								
4U.com		'1' enables the corresponding GPIO to generate an interrupt on detecting change in its input. Only GPIO 0-7 is able to generate interrupts.								

## EXT\_INT\_POL

## External interrupt polarity register

7	6	5	4	3	2	1	0					
IO-7	IO-6	IO-5	IO-4	IO-3	IO-2	IO-1	IO-0					
Address:	0x2	0x2B										
Туре:	R/\	R/W										
Reset:	0x(	0x00										
Descriptio	n: Pol	arity of GPIC	) interrupt.									
	'0'	'0' positive edge on external interrupt input sets GINT.										
	'1'	'1' negative edge on external interrupt input sets GINT.										



## FILTER\_PERIOD Filter period

7	6	5	4	3	2	1	0
				FILTER_PERIOD	[7:0]		
Address:		0x2D					
Туре:		R/W					
Reset:		0x00					
Description:		Filter period.					
	[7:0]	FILTER_COUN Additional filter t		ouch output in	AFS mode.		

AFS touch output is monitored for filter period [7:0] times every integration time. For each time a "touch status" is detected, an internal "Filter Counter" is incremented once. This counter value is then compared with Filter Threshold (register 0x3E).



### FILTER\_THRESHOLD

Filter threshold

7	6	5	4	3	2	1	0
				FILTER_THRESH	OLD		
Address:		0x2E					
Туре:		R/W					
Reset:		0x00					
Description:		Filter threshold					
4U.com	[7:0]	has occurred.	r counter" i to this regi	ster will not be	acknowledged.	old [7:0] to determin However as long as	

STRENGTH		5	Strength				
7	6	5	4	3	2	1	0
			STRE	NGTH			
Address:	0x50 - 5	5B					
Туре:	R						
Reset:	0x00						
Description:					nce exceeds m strength ec		ference tion time [7:0]

[7:0] STRENGTH:

Read-only field.



## CALIBRATED\_IMPEDANCE Calibrated impedance

7		6	5	4	3	2	1	0	
				CAL_IMPEI	DANCE				
Address:		0x5C - 0x6	7						
Туре:		R							
Reset:		0x00							
Description:	:	Calibrated	reference im	pedance =	128 - CAL.	Impedance[7:0	)].		
	[7:0]		D IMPEDANC						

### **IMPEDANCE**

57

Impedance

7	6	5	4	3	2	1	0
			IMPED	ANCE			
Address:	0x68 - 0	)x73					
Туре:	R						
Reset:	0x00						
Description:	Impeda sensing		stantaneous i	mpedance va	alue seen at tl	he input pin c	of each cap.

[7:0] IMPEDANCE:

Currently sensed impedance

STATUS		Status register									
7	6	5	4	3	2	1	0				
			RESERVED				IDLE				
Address:	0x74										
Туре:	R										
Reset:	0x00										
Applicability:											
Description: t4U.com	IDLE: F mode	Reads '1' if de	evice is curre	ntly in IDLE n	node, reads '(	D' if device is r	not in IDLE				

[7:6] RESERVED

[0] **IDLE**:

Currently sensed impedance

## TOUCH\_BYTE\_L

## Touch byte L

7	6	5	4	3	2	1	0		
CH7	CH6	CH5	CH4	СНЗ	CH2	CH1	CH0		
Address:	0x75								
Туре:	R								
Reset:	0x00								
Description:	> Calib	CH n: Reads the touch status of channel n (n=0-7). If the key is touched (Impedance > Calibrated Impedance + TVR), the corresponding bit in this register will read '1'. Reading TOUCH_BYTE_L and TOUCH_BYTE_H will clear the TINT assertion.							



### TOUCH\_BYTE\_H Touch byte H

7		6	5	4	3	2	1	0
		RESE	RVED		CH11	CH10	CH9	CH8
Address:		0x76						
Туре:		R						
Reset:		0x00						
Description:CH n: Reads the touch status of channel n (n=8-11). If the key is touch > Calibrated Impedance + TVR), the corresponding bit in this register4U.comReading TOUCH_BYTE_L and TOUCH_BYTE_H will clear the TINT				is register w	ill read '1'.			
	[7:4]	RESERVE	D					
	[3]	CH11:						
	[2]	CH10:						
	[1]	CH9:						

[0] **CH8**:



INT_PENDI	NG		Interrupt p	ending			
7		6 5	4	3	2	1	0
		RESERVED		EOC	I2A	A21	TOUCH
Address:		0x77					
Туре:		R					
Reset:		0x00					
Description:		This register reflect occurrence of an exhardware.					
	[7:4]	RESERVED					
	[3]	EOC: End of calibration					
	[2]	I2A: SLEEP to active trans	sition				
	[1]	A21: Active to SLEEP trans	sition				
	[0]	TOUCH: Touch detect					
GPIO_IN_L			GPIO inpu	t state (lov	ver) registe	er	
Address:		0x79					
Туре:		R					
Reset:		0x0					
Description:		Reads the current I	ogical level of	correspondir	ng DIO if it is s	set as GPIO	input.

#### **INT PENDING**



GPIO_IN_H	GPIO input state (higher) register
Address:	0x7A
Туре:	R
Reset:	0x00
Description:	Reads the current logical level of corresponding DIO if it is set as GPIO input.



# 7 Command registers


The command registers do not have a data field. The device carries out a predetermined operation upon receiving a write access to these address offset. However, a dummy dataphase is used to complete the  $l^2C$  transaction.

Command	Operation
0xF8 CLK_SRC_INTERNAL	Use internal OSC as clock source
0xF9 CLK_SRC_EXTERNAL	Use TCLK pin as clock source
0xFA BIAS_OFF	Turns OFF biasing for internal LDO When external supply is used for V25, turning OFF the biasing for internal LDO reduces current consumption
0xFB BIAS_ON	Turns ON biasing for internal LDO
0xFC Wake Up	Exits from sleep and enters Active mode
0xFD Enter Sleep	Enter sleep mode
0xFE Cold Reset	Resets all states and registers
0xFF Warm Reset	Resets internal state machines, register values remain the same NOTE: I2C WRITE TO THIS REGISTER WILL NOT BE ACKNOWLEDGED. However as long as I2C timing is followed, the writing to this register will work correctly


Table 8.Command registers

ww.DataSheet4U.com











57

## 8 Maximum rating

Table 9.

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only, and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Deservation		Unit		
	Parameter	Min	Тур	Max	Unit
Vph	Power supply	2.5		5.5	V
V25	Power supply	2.25		2.75	V
V <sub>IN</sub>	Digital input	-0.3		V <sub>PH</sub> +0.3	V
ТJ	Operating temperature	-40		85	°C
Τ <sub>S</sub>	Storage temperature	-55		95	°C
ESD	HBM on capacitive sensor pins		7		kV

### 8.1 Recommended operating conditions

Absolute maximum ratings

Symbol		Parameter		Unit		
Symbol	raiametei	Min	Тур	Max	onic	
V	ph	Power supply	3.0		5.5	V
V:	33	Power supply	2.25	2.5	2.75	V
Т	Г <sub>Ј</sub>	Operating temperature	-40	25	85	°C

### 9

Electrical specifications
---------------------------

Symbol	Parameter	Test condition		Unit			
Symbol	Parameter	Test condition	Min	Тур	Max	Onic	
I <sub>out</sub>	GPIO driving current	Vout = 0.75*VPH			2	mA	
I <sub>active</sub>	Active current	Touch present		98	160	μA	
I <sub>idle</sub>	Idle current	No-touch		60	80	μA	
I <sub>sleep</sub>	Sleep current	Sleep mode		0.1	1	μA	
V <sub>IL</sub>	Digital input low				1.0	V	
V <sub>IH</sub>	Digital input high		0.7Vph			V	
V <sub>OL</sub>	Digital output low				1.0	V	
V <sub>OH</sub>	Digital output high		Vph-0.5			V	
I <sub>out</sub>	GPIO drive current				2	mA	
l <sub>in</sub>	GPIO sink current	Total sink current on all GPIOs 〈 80 mA			10	mA	
I <sub>leakage</sub>	Input leakage	V <sub>IN</sub> = 5.5 V V <sub>PH</sub> = 5.5 V		0.2	2	μΑ	

Table 11.	DC electrical characte	eristics (-40 –85 °C	Cunless otherwise stated))

/w.DataSheet4U.com




### 10 Package mechanical data


In order to meet environmental requirements, ST offers these devices in ECOPACK<sup>®</sup> packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Quarte et		millimeters		
Symbol	Min	Тур	Мах	
А	0.80	0.85	0.90	
A1	0.00		0.05	
A3		0.203 ref		
b	0.15	0.20	0.25	
D	D 5.00 BS0			
E				
D2	3.70	3.80	3.90	
E2	3.70	3.80	3.90	
е	0.40 BSC			
L	0.30	0.35	0.40	
L1			0.10	
Р		45° BSC		
aaa		0.15		
ССС		0.10		

#### Table 12. QFN40 (5 x 5 mm) mechanical data











Figure 16. QFN40 recommended footprint without ground pad VIA





57





Figure 18. QFN40 tape information





57

# 11 Revision history

Date Revision Changes		Changes
14-Feb-2008	1	Initial release.
04-Jun-2008	2	Modified title in cover page and ETC_WAIT register description. Updated: <i>Table 5: Operation modes on page 11</i> Added <i>Figure 16: QFN40 recommended footprint without ground pad</i> <i>VIA on page 47.</i>
18-Jul-2008	3	Document status promoted from preliminary data to datasheet. Modified: BEEP_PERIOD and BEEP_FREQUENCY registers description, HBM ESD protection value, <i>Table 2: Pin assignments</i> <i>and description on page 5</i> and <i>Chapter 10: Package mechanical</i> <i>data on page 45.</i> Updated: Section 8: Maximum rating on page 43 and Section 9: Electrical specifications on page 44.

#### Table 13. Document revision history



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

