

N-CHANNEL 60V - 0.1 Ω - 2A SOT-223 STripFET™ II POWER MOSFET

ТҮРЕ	VDSS	RDS(on)	ID
STN2NF06L	60 V	<0.12 Ω	2 A


- TYPICAL $R_{DS}(on) = 0.1 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- AVALANCHE RUGGED TECHNOLOGY
- LOW THRESHOLD DRIVE

DESCRIPTION


This Power MOSFET is the latest development of STMicroelectronis unique "Single Feature Size™" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.

APPLICATIONS

- DC MOTOR CONTROL (DISK DRIVES, etc.)
- DC-DC & DC-AC CONVERTERS
- SYNCHRONOUS RECTIFICATION



INTERNAL SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage ($V_{GS} = 0$)	60	V
VDGR	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	60	V
V _{GS}	Gate- source Voltage	± 16	V
۱ _D	Drain Current (continuous) at $T_C = 25^{\circ}C$	2	А
ID	Drain Current (continuous) at T _C = 100°C	1.2	А
IDM(●)	Drain Current (pulsed)	8	А
P _{tot} (1)	Total Dissipation at $T_C = 25^{\circ}C$	3	W
	Derating Factor	8	W/°C
dv/dt (2)	Peak Diode Recovery voltage slope	6	V/ns
Eas (3)	Single Pulse Avalanche Energy	200	mJ
T _{stg}	Storage Temperature	EE to 150	°C
Tj Max. Operating Junction Temperature		-55 to 150	°C
) Pulse width limited by safe operating area. Related to Rthj -I		(2) $I_{SD} \leq 2A$, di/dt $\leq 100A/\mu$ s, $V_{DD} \leq V_{(BR)DSS}$, Tj \leq (3) Starting Tj = 25 °C, ID = 2A, V_{DD} = 30V	≤ T _{JMAX}

November 2002

1/8

THERMAL DATA

Rthj-pcb Rthj-pcbThermal Resistance Junction-PCB(1 inch2 ca Thermal Resistance Junction-PCB (min. foot Maximum Lead Temperature For Soldering F	50 °C/W 90 °C/W 260 °C
--	------------------------------

ELECTRICAL CHARACTERISTICS (T_{case} = 25 °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V(BR)DSS	Drain-source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0	60			V
IDSS	Zero Gate Voltage Drain Current (V _{GS} = 0)	V_{DS} = Max Rating V_{DS} = Max Rating T _C = 125°C			1 10	μΑ μΑ
IGSS	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 16 V			±100	nA

ON (*)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$	I _D = 250 μA	1			V
RDS(on)	Static Drain-source On Resistance	V _{GS} = 10 V V _{GS} = 5 V	I _D = 1 A I _D = 1 A		0.1 0.12	0.12 0.14	Ω Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
9fs ^(*)	Forward Transconductance	V _{DS} = 15 V I _D = 1 A		3		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25V f = 1 MHz V_{GS} = 0$		360 55 25		pF pF pF

57

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
td(on) t _r	Turn-on Time Rise Time			10 20		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} = 48 V I _D = 2 A V _{GS} = 5 V		5.6 1.2 2.6	7.6	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)} t _f	Turn-off Delay Time Fall Time			17 6		ns ns


SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} (●)	Source-drain Current Source-drain Current (pulsed)				2 8	A A
V _{SD} (*)	Forward On Voltage	$I_{SD} = 2 A$ $V_{GS} = 0$			1.3	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$\begin{split} I_{SD} &= 2 \ A & di/dt = 100 A/\mu s \\ V_{DD} &= 20 \ V & T_j = 150^\circ C \\ (see test circuit, Figure 5) \end{split}$		28 31 2.2		ns nC A


(*)Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.

(•)Pulse width limited by safe operating area.


Safe Operating Area





Thermal Impedance Junction-lead



Output Characteristics








Normalized Gate Threshold Voltage vs Temperature

Source-drain Diode Forward Characteristics



Normalized on Resistance vs Temperature






Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



57

DIM.		mm			mils			
2	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
а	2.27	2.3	2.33	89.4	90.6	91.7		
b	4.57	4.6	4.63	179.9	181.1	182.3		
С	0.2	0.4	0.6	7.9	15.7	23.6		
d	0.63	0.65	0.67	24.8	25.6	26.4		
e1	1.5	1.6	1.7	59.1	63	66.9		
e4			0.32			12.6		
f	2.9	3	3.1	114.2	118.1	122.1		
g	0.67	0.7	0.73	26.4	27.6	28.7		
11	6.7	7	7.3	263.8	275.6	287.4		
12	3.5	3.5	3.7	137.8	137.8	145.7		
L	6.3	6.5	6.7	248	255.9	263.8		

SOT-223 MECHANICAL DATA



7/8

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco -Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

http://www.st.com

