

# **STP1N120**

# N-channel 1200V - 30Ω - 500mA - TO-220 Zener - protected SuperMESH<sup>™</sup> Power MOSFET

#### PRELIMINARY DATA

## **General features**

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>	Pw
STP1N120	1200V	< 38Ω	500mA	45W


- 100% avalanche tested
- Extremely high dv/dt capability
- ESD improved capability
- New high voltage benchmark
- Gate charge minimized

## Description


The SuperMESH<sup>™</sup> series is obtained through an extreme optimization of ST's well established strip-based PowerMESH<sup>™</sup> layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage Power MOSFETs including revolutionary MDmesh<sup>™</sup> products.

## Applications

Switching application



## Internal schematic diagram



## Order codes

Part number	Marking	Package	Packaging
STP1N120	P1N120	TO-220	Tube

www.st.com

# Contents

1	Electrical ratings	3
2	Electrical characteristics	4
3	Test circuit	6
4	Package mechanical data	7
5	Revision history	9



1

# **Electrical ratings**

Table 1. Absolute maximum ratings	Table 1.	Absolute	maximum	ratings
-----------------------------------	----------	----------	---------	---------

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> =0)	1200	V
V <sub>GS</sub>	Gate-source voltage	± 30	V
۱ <sub>D</sub>	Drain current (continuous) at $T_C = 25^{\circ}C$	500	mA
۱ <sub>D</sub>	Drain current (continuous) at $T_C = 100^{\circ}C$	315	mA
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	2	А
	Derating factor	0.36	W/°C
P <sub>TOT</sub>	Total dissipation at $T_{C} = 25^{\circ}C$	45	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	Tbd	V/ns
T <sub>j</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-55 to 150	°C

1. Pulse width limited by safe operating area

2. I<sub>SD</sub> ≤1A, di/dt ≤200A/µs, V<sub>DD</sub> ≤960

#### Table 2. Thermal data

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case max	2.78	°C/W
Rthj-amb <sup>(1)</sup>	Thermal resistance junction-amb max	62.5	°C/W
TI	Maximum lead temperature for soldering purpose	300	°C

1. When mounted on 1inch<sup>2</sup> FR-4 board, 2 oz Cu

 Table 3.
 Avalanche characteristics

Symbol	Parameter	Max value	Unit
I <sub>AS</sub>	Avalanche current, repetitive or not- repetitive (pulse width limited by Tj max)	Tbd	A
E <sub>AS</sub>	Single pulse avalanche energy (starting Tj=25°C, I <sub>D</sub> =I <sub>AS</sub> , V <sub>DD</sub> = 50V)	Tbd	mJ

#### **Electrical characteristics**

# 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

	On/on states					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 1 mA$ , $V_{GS} = 0$	1200			V
I <sub>DSS</sub>	Zero gate voltage drain current ( $V_{GS} = 0$ )	V <sub>DS</sub> = Max rating, V <sub>DS</sub> = Max rating,Tc=125°C			1 50	μA μA
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20V$			±10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 50 \mu A$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 0.25A		30	38	Ω

### Table 4. On/off states

### Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> =25V, f=1MHz, V <sub>GS</sub> =0		130 22 3		pF pF pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD}$ =960V, $I_D$ = 500mA $V_{GS}$ =10V (see Figure 2)		7 Tbd Tbd		nC nC nC



10.010 01	e milening liniee					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on delay time Rise time	Tbd		Tbd Tbd		ns ns
t <sub>d(off)</sub> t <sub>f</sub>	Turn-off delay time Fall time			Tbd Tbd		ns ns

Table 6. Switching times

#### Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
I <sub>SD</sub> I <sub>SDM</sub>	Source-drain current Source-drain current (pulsed)				500 2	mA A
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	I <sub>SD</sub> =1A, V <sub>GS</sub> =0			Tbd	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> =1A, V <sub>DD</sub> =100V di/dt = 50A/μs,Tj=25°C <i>(see Figure 6)</i>		Tbd Tbd Tbd		ns nC A
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> =1A,V <sub>DD</sub> =100V di/dt=50A/µs,Tj=150°C <i>(see Figure 6)</i>		Tbd Tbd Tbd		ns nC A


1. Pulsed: pulse duration = 300µs, duty cycle 1.5%

#### Table 8. Gate-source zener diode

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
BV <sub>GSO</sub> <sup>(1)</sup>	Gate-source breakdown voltage	Igs ± 1mA, (open drain)	30			V

 The built-in-back zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possibile voltage transients that may occasionally be applied from gate to source. In this respect the zener voltage is appropriate to achieve an efficient and osteffective intervention to protect the device's integrity. These integrated zener diodes thus avoid the usage of external components.

#### **Test circuit** 3







Figure 3. Test circuit for inductive load switching and diode recovery times





 $V_{D}$ 


I <sub>DM</sub>

1<sub>D</sub>

 $V_{DD}$ 


V(BR)DSS


 $V_{D\underline{D}}$ 



Gate charge test circuit

Figure 2.








Figure 6. Switching time waveform

57


# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com



DIM.	mm.			inch		
	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.15		1.70	0.045		0.066
С	0.49		0.70	0.019		0.027
D	15.25		15.75	0.60		0.620
Е	10		10.40	0.393		0.409
е	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.052
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	
L30		28.90			1.137	
øР	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116

### **TO-220 MECHANICAL DATA**



57

## STP1N120

# 5 Revision history

Date	Revision	Changes
14-Sep-2006	1	First release



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com