


DESCRIPTION

STP4403 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application, such as cellular phone and notebook computer power management and other battery powered circuits, and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION

SOP-8





FEATURE

- -20V/-10.0A, $R_{DS(ON)} = 30m\Omega$ @ $V_{GS} = -4.5V$
- -20V/-8.6A, $R_{DS(ON)} = 35m\Omega$ @ $V_{GS} = -2.5V$
- -20V/-7.6A, $R_{DS(ON)} = 48m\Omega$ @ $V_{GS} = -1.8V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- SOP-8 package design

PART MARKING

SOP-8



P-Channel

Y: Year Code **A:** Week Code
P: Package Code **B:** Process Code



STP4403 Pb
Lead-free

P Channel Enhancement Mode MOSFET

- 10.0A

ABSOULTE MAXIMUM RATINGS (Ta = 25°C Unless otherwise noted)

Parameter	Symbol	Typical	Unit
Drain-Source Voltage	VDSS	-20	V
Gate-Source Voltage	VGSS	±12	V
Continuous Drain Current (TJ=150°C)	ID TA=25°C TA=70°C	-10.0 -8.0	A
Pulsed Drain Current	IDM	-30	A
Continuous Source Current (Diode Conduction)	IS	-2.3	A
Power Dissipation	PD TA=25°C TA=70°C	2.8 1.8	W
Operation Junction Temperature	TJ	-55/150	°C
Storage Temperature Range	TSTG	-55/150	°C
Thermal Resistance-Junction to Ambient	RθJA	70	°C/W



STP4403 Pb
Lead-free

P Channel Enhancement Mode MOSFET

- 10.0A

ELECTRICAL CHARACTERISTICS (Ta = 25°C Unless otherwise noted)







Parameter	Symbol	Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, ID=-250μA	-20			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , ID=-250μA	-0.35		-0.9	V
Gate Leakage Current	I _{GSS}	V _{DS} =0V, V _{GS} =±12V			±10 ₀	nA
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-16V, V _{GS} =0V			-1	uA
		V _{DS} =-20V, V _{GS} =0V T _J =55°C			-10	
On-State Drain Current	I _{D(on)}	V _{DS} =-5V, V _{GS} =-4.5V	-20			A
Drain-source On-Resistance	R _{D(on)}	V _{GS} =-4.5V, I _D =-10A V _{GS} =-2.5V, I _D =-8.6A V _{GS} =-1.8V, I _D =-7.6A		22 32 43	27 35 48	mΩ
Forward Transconductance	g _{fs}	V _{DS} =-5.0V, I _D =-10A		36		S
Diode Forward Voltage	V _{SD}	I _S =-2.5A, V _{GS} =0V		-0.8	-1.2	V
Dynamic						
Total Gate Charge	Q _g	V _{DS} =-10V, V _{GS} =-5V I _D =-10.0A		30	45	nC
Gate-Source Charge	Q _{gs}			4.5		
Gate-Drain Charge	Q _{gd}			8.0		
Input Capacitance	C _{iss}	V _{DS} = -10V, V _{GS} =0V f=1MHz		2670		pF
Output Capacitance	C _{oss}			520		
Reverse TransferCapacitance	C _{rss}			480		
Turn-On Time	t _{d(on)} tr	V _{DD} =-10V, R _L =15Ω I _D =-1A, V _{GEN} =-4.5V R _G =6Ω		25	40	nS
Turn-Off Time	t _{d(off)} tf			45	70	
				145	240	
				70	115	

STANSON TECHNOLOGY






120 Bentley Square, Mountain View, Ca 94040 USA
www.stansontech.com

Copyright © 2007, Stanson Corp.
STP4403 2010. V1

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS









STP4403 Pb Lead-free
P Channel Enhancement Mode MOSFET

- 10.0A

PACKAGE OUTLINE SOP-8P



SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.47	1.60	1.73	0.058	0.063	0.068
A1	0.10	—	0.25	0.004	—	0.010
A2	—	1.45	—	—	0.057	—
b	0.33	0.41	0.51	0.013	0.016	0.020
C	0.19	0.20	0.25	0.0075	0.008	0.0098
D	4.80	4.85	4.95	0.189	0.191	0.195
E	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
e	—	1.27	—	—	0.050	—
L	0.38	0.71	1.27	0.015	0.028	0.050
\triangle_y	—	—	0.076	—	—	0.003
θ	0°	—	8°	0°	—	8°