



**STP4441** Pb  
Lead-free


P Channel Enhancement Mode MOSFET

-10A

## SCRIPTION

STP4441 is the P-Channel logic enhancement mode power field effect transistor which is produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application, notebook power management and battery powered circuits where high-side switching.


### PIN CONFIGURATION SOP-8



### FEATURE

- -60V/-10.0A,  $R_{DS(ON)} = 55\text{m}\Omega$  (Typ.) @ $V_{GS} = -10\text{V}$
- -60V/-5.0A,  $R_{DS(ON)} = 73\text{m}\Omega$  @ $V_{GS} = -4.5\text{V}$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- SOP-8 package design

### PART MARKING SOP-8



Y : Year Code

A : Date Code

B : Wafer Code

STANSON TECHNOLOGY

120 Bentley Square, Mountain View, Ca 94040 USA

[www.stansontech.com](http://www.stansontech.com)



**STP4441** Pb  
Lead-free

P Channel Enhancement Mode MOSFET

-10A

**ABSOLUTE MAXIMUM RATINGS** (Ta = 25°C Unless otherwise noted )

<b>Parameter</b>		<b>Symbol</b>	<b>Typical</b>	<b>Unit</b>
Drain-Source Voltage		V <sub>DSS</sub>	-60	V
Gate-Source Voltage		V <sub>GSS</sub>	±20	V
Continuous Drain Current (T <sub>J</sub> =150°C)	T <sub>A</sub> =25°C T <sub>A</sub> =70°C	I <sub>D</sub>	-10.0 -4.0	A
Pulsed Drain Current		I <sub>DM</sub>	-40	A
Continuous Source Current (Diode Conduction)		I <sub>S</sub>	-3	A
Power Dissipation	T <sub>A</sub> =25°C T <sub>A</sub> =70°C	P <sub>D</sub>	2.3 1.3	W
Operation Junction Temperature		T <sub>J</sub>	-55/150	°C
Storage Temperature Range		T <sub>STG</sub>	-55/150	°C
Thermal Resistance-Junction to Ambient		R <sub>θJA</sub>	70	°C/W



**STP4441** Pb Lead-free

P Channel Enhancement Mode MOSFET

-10A

### ELECTRICAL CHARACTERISTICS ( Ta = 25°C Unless otherwise noted )

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA	-60			V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250 μA	-0.8		-2.5	V
Gate Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-48V, V <sub>GS</sub> =0V			-1	
		V <sub>DS</sub> =-48V, V <sub>GS</sub> =0V T <sub>J</sub> =85°C			-10	uA
Drain-source On-Resistance	R <sub>DSS(on)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-10A V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-5A		0.053 0.071	0.060 0.081	Ω
Forward Tran Conductance	g <sub>fs</sub>	V <sub>DS</sub> =-5V, I <sub>D</sub> =-5.9A		18		S
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =-2.3A, V <sub>GS</sub> =0V		-0.7	-1.0	V
<b>Dynamic</b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =-30V, V <sub>GS</sub> =-10 I <sub>D</sub> ≡-5.0A		47	55	nC
Gate-Source Charge	Q <sub>gs</sub>			5.8		
Gate-Drain Charge	Q <sub>gd</sub>			9.3		
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = -30V, V <sub>GS</sub> =0V f=1MHz		2410		pF
Output Capacitance	C <sub>oss</sub>			179		
Reverse TransferCapacitance	C <sub>rss</sub>			125		
Turn-On Time	t <sub>d(on)</sub> tr	V <sub>DS</sub> =-30V, R <sub>L</sub> =4.7Ω V <sub>GS</sub> =-10V, R <sub>GEN</sub> =3Ω		9		nS
Turn-Off Time	t <sub>d(off)</sub> tf			6.2		
				25		
				13.2		

### TYPICAL CHARACTERISTICS




Fig 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

### TYPICAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance







**STP4441** Pb  
Lead-free

P Channel Enhancement Mode MOSFET

-10A

### SOP-8 PACKAGE OUTLINE



SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.47	1.60	1.73	0.058	0.063	0.068
A1	0.10	—	0.25	0.004	—	0.010
A2	—	1.45	—	—	0.057	—
b	0.33	0.41	0.51	0.013	0.016	0.020
C	0.19	0.20	0.25	0.0075	0.008	0.0098
D	4.80	4.85	4.95	0.189	0.191	0.195
E	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
e	—	1.27	—	—	0.050	—
L	0.38	0.71	1.27	0.015	0.028	0.050
△y	—	—	0.076	—	—	0.003
θ	0°	—	8°	0°	—	8°

STANSON TECHNOLOGY  
120 Bentley Square, Mountain View, Ca 94040 USA  
www.stansontech.com