


DESCRIPTION

STP4953 is the dual P-Channel logic enhancement mode power field effect transistor which is produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as LCD backlight, notebook computer power management, and other battery powered circuits.


PIN CONFIGURATION SOP-8




FEATURE

- -30V/-5.2A, $R_{DS(ON)} = 60m\Omega$
@ $V_{GS} = -10V$
- -30V/-4.5A, $R_{DS(ON)} = 80m\Omega$
@ $V_{GS} = -6.0V$
- -30V/-3.8A, $R_{DS(ON)} = 90m\Omega$
@ $V_{GS} = -4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- SOP-8 package design

PART MARKING SOP-8



Y: Year Code
 A: Week Code
 Q: Process Code



P-Channel

P-Channel



STP4953 Pb
Lead-free

Dual P Channel Enhancement Mode MOSFET
-5.2A

ABSOULTE MAXIMUM RATINGS (Ta = 25°C Unless otherwise noted)

Parameter		Symbol	Typical	Unit
Drain-Source Voltage		V _{DSS}	-30	V
Gate-Source Voltage		V _{GSS}	±20	V
Continuous Drain Current (T _J =150°C)	T _A =25°C T _A =70°C	I _D	-5.2 -4.2	A
Pulsed Drain Current		I _{DM}	-30	A
Continuous Source Current (Diode Conduction)		I _S	-2.3	A
Power Dissipation	T _A =25°C T _A =70°C	P _D	2.7 1.8	W
Operation Junction Temperature		T _J	-55/150	°C
Storage Temperature Range		T _{STG}	-55/150	°C
Thermal Resistance-Junction to Ambient		R _{θJA}	70	°C/W







STP4953 Pb
Lead-free

Dual P Channel Enhancement Mode MOSFET
-5.2A

ELECTRICAL CHARACTERISTICS (Ta = 25°C Unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, I _D =-250uA	-30			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =-250 uA	-1.0		-3.0	V
Gate Leakage Current	I _{GSS}	V _{DS} =0V, V _{GS} =±20V			±100	nA
Zero Gate Voltage Drain Current	I _{DSS} T _J =55°C	V _{DS} =-30V, V _{GS} =0V			-1	uA
		V _{DS} =-30V, V _{GS} =0V			-5	
On-State Drain Current	I _{D(on)}	V _{DS} =-5V, V _{GS} =10V	-25			A
Drain-source On-Resistance	R _{DSS(on)}	V _{GS} =-10V, I _D =-5.2A	0.50	0.60		Ω
		V _{GS} =-6.0V, I _D =-4.5A	0.60	0.80		
		V _{GS} =-4.5V, I _D =-4.0A	0.75	0.90		
Forward Tran Conductance	G _{fs}	V _{DS} =-10V, I _D =-5.0A		9.0		S
Diode Forward Voltage	V _{SD}	I _s =-2.0A, V _{GS} =0V		-0.8	-1.2	V
Dynamic						
Total Gate Charge	Q _g	V _{DS} =-15V, V _{GS} =-10V I _D ≡-5.0A		15	10	nC
Gate-Source Charge	Q _{gs}			4.0		
Gate-Drain Charge	Q _{gd}			2.0		
Input Capacitance	C _{iss}	V _{DS} = -15V, V _{GS} =0V f=1MHz		680		pF
Output Capacitance	C _{oss}			120		
Reverse TransferCapacitance	C _{rss}			75		
Turn-On Time	t _{d(on)} tr	V _{DD} =15V, R _L =15Ω I _D =-1.0A, V _{GEN} =-10V R _G =6Ω		7.0	15	nS
				10	20	
Turn-Off Time	t _{d(off)} tf			40	80	
				20	40	

TYPICAL CHARACTERISTICS (25°C Unless Note)












STP4953 Pb
Lead-free

Dual P Channel Enhancement Mode MOSFET
-5.2A

TYPICAL CHARACTERISTICS (25°C Unless Note)



TYPICAL CHARACTERISTICS (25°C Unless Note)









STP4953 Pb
Lead-free

Dual P Channel Enhancement Mode MOSFET
-5.2A

SOP-8 PACKAGE OUTLINE



DETAIL A



SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.47	1.60	1.73	0.058	0.063	0.068
A1	0.10	—	0.25	0.004	—	0.010
A2	—	1.45	—	—	0.057	—
b	0.33	0.41	0.51	0.013	0.016	0.020
C	0.19	0.20	0.25	0.0075	0.008	0.0098
D	4.80	4.85	4.95	0.189	0.191	0.195
E	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
e	—	1.27	—	—	0.050	—
L	0.38	0.71	1.27	0.015	0.028	0.050
Δy	—	—	0.076	—	—	0.003
Θ	0°	—	8°	0°	—	8°

STANSON TECHNOLOGY
120 Bentley Square, Mountain View, Ca 94040 USA
www.stansontech.com

Copyright © 2007, Stanson Corp.
STP4953 2007. V1