


STP5NK65Z

N-CHANNEL 650V - 1.5 Ω - 5A TO-220 Zener-Protected SuperMESHTMPower MOSFET

TYPE	V _{DSS}	R _{DS(on)}	I _D	Pw
STP5NK65Z	650 V	< 1.8 Ω	5 A	85 W

- TYPICAL $R_{DS}(on) = 1.5 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- IMPROVED ESD CAPABILITY
- 100% AVALANCHE RATED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY




DESCRIPTION

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

APPLICATIONS

- HIGH CURRENT, HIGH SPEED SWITCHING
- IDEAL FOR OFF-LINE POWER SUPPLIES, ADAPTORS AND PFC



ORDERING INFORMATION

SALES TYPE	MARKING	PACKAGE	PACKAGING
STP5NK65Z	P5NK65Z	TO-220	TUBE

April 2002 1/9

ABSOLUTE MAXIMUM RATINGS

	Symbol	Parameter	Value	Unit
	V _{DS}	Drain-source Voltage (V _{GS} = 0)	650	V
	V_{DGR}	Drain-gate Voltage (R _{GS} = 20 k Ω)	650	V
	V _{GS}	Gate- source Voltage	± 30	V
	I _D	Drain Current (continuous) at T _C = 25°C	5	Α
	I _D	Drain Current (continuous) at T _C = 100°C	3.1	Α
	I _{DM} (•)	Drain Current (pulsed)	20	Α
	P _{TOT}	Total Dissipation at T _C = 25°C	85	W
		Derating Factor	0.6	W/°C
	V _{ESD(G-S)}	Gate source ESD(HBM-C=100pF, R=1.5KΩ)	2000	V
	dv/dt (1)	Peak Diode Recovery voltage slope	4.5	V/ns
www.DataShe	T _j eet4U _{stg} om	Operating Junction Temperature Storage Temperature	-55 to 150 -55 to 150	°C °C

THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	1.64	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	50	°C/W
T _I	Maximum Lead Temperature For Soldering Purpose	300	°C

AVALANCHE CHARACTERISTICS

Symbol	Parameter	Max Value	Unit
I _{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max)	4.2	А
E _{AS}	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)	190	mJ

GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV _{GSO}	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			V

PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to souce. In this respect the Zener voltage is appropriate to achieve an efficient and costeffective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

⁽e) Pulse width limited by safe operating area (1) $I_{SD} \le 5A$, di/dt $\le 100 \ \mu A$, $V_{DD} \le V_{(BR)DSS}$, $T_j \le T_{JMAX}$.

^(*) Limited only by maximum temperature allowed

ELECTRICAL CHARACTERISTICS (TCASE =25°C UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	650			V
I _{DSS}	Zero Gate Voltage Drain Current (V _{GS} = 0)	V _{DS} = Max Rating V _{DS} = Max Rating, T _C = 125 °C			1 50	μA μA
I _{GSS}	Gate-body Leakage Current (V _{DS} = 0)	$V_{GS} = \pm 20V$			±10	μΑ
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 50\mu A$	3	3.75	4.5	V
R _{DS(on)}	Static Drain-source On Resistance	$V_{GS} = 10V, I_D = 2.1 A$		1.5	1.8	Ω

DYNAMIC

Symbol	Parameter	ameter Test Conditions		Тур.	Max.	Unit
g _{fs} (1)	Forward Transconductance	V _{DS} = 10 V _, I _D = 2.1 A		5		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance VDS = 25V, f = 1 MHz, VGS =			680 80 17		pF pF pF
Coss eq. (3)	Equivalent Output Capacitance	V _{GS} = 0V, V _{DS} = 0V to 480 V		98		pF

SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Delay Time Rise Time	V_{DD} = 325 V, I_{D} = 2.1 A R_{G} = 4.7 Ω V _{GS} = 10 V (Resistive Load see, Figure 3)		20 15		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 520V$, $I_{D} = 4.2 A$, $V_{GS} = 10V$		25 4.4 13.7	35	nC nC nC

SWITCHING OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(off)}	Turn-off Delay Time Fall Time	V_{DD} = 325 V, I_{D} = 2.1 A R_{G} = 4.7 Ω V _{GS} = 10 V (Resistive Load see, Figure 3)		140 40		ns ns
t _{r(Voff)} t _f t _C	Off-voltage Rise Time Fall Time Cross-over Time	$\begin{split} V_{DD} &= 520 \text{ V, } I_D = 4.2 \text{ A,} \\ R_G &= 4.7\Omega, V_{GS} = 10V \\ \text{(Inductive Load see, Figure 5)} \end{split}$		12 7 15		ns ns ns

SOURCE DRAIN DIODE


Symbol	Parameter	Parameter Test Conditions		Тур.	Max.	Unit
I _{SD} I _{SDM} (2)	Source-drain Current Source-drain Current (pulsed)				5 20	A A
V _{SD} (1)	Forward On Voltage	I _{SD} = 5 A, V _{GS} = 0			1.6	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I_{SD} = 4.2 A, di/dt = 100A/ μ s V_{DD} = 100V, T_j = 150°C (see test circuit, Figure 5)		375 1.76 10		ns μC A

Note: 1. Pulsed: Pulse duration = 300 μ s, duty cycle 1.5 %.


47/.

r uise uuration = 300 µs, duty cycle 1.5 %.
 Pulse width limited by safe operating area.
 C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSs}.


Safe Operating Area




Thermal Impedance




Output Characteristics




Transfer Characteristics




Transconductance







Gate Charge vs Gate-source Voltage




Capacitance Variations




Normalized Gate Threshold Voltage vs Temp.




Normalized On Resistance vs Temperature



Source-drain Diode Forward Characteristics



Normalized BVDSS vs Temperature



77.

Maximum Avalanche Energy vs Temperature




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 4: Gate Charge test Circuit





Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times



\7/.

TO-220 MECHANICAL DATA

DIM.		mm			inch	
DIW.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	4.40		4.60	0.173		0.181
С	1.23		1.32	0.048		0.051
D	2.40		2.72	0.094		0.107
D1		1.27			0.050	
E	0.49		0.70	0.019		0.027
F	0.61		0.88	0.024		0.034
F1	1.14		1.70	0.044		0.067
com F2	1.14		1.70	0.044		0.067
G	4.95		5.15	0.194		0.203
G1	2.4		2.7	0.094		0.106
H2	10.0		10.40	0.393		0.409
L2		16.4			0.645	
L4	13.0		14.0	0.511		0.551
L5	2.65		2.95	0.104		0.116
L6	15.25		15.75	0.600		0.620
L7	6.2		6.6	0.244		0.260
L9	3.5		3.93	0.137		0.154
DIA.	3.75		3.85	0.147		0.151

L2

L2

Dia.

ww.DataSneet4t

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com

