


## N-channel 600 V, 0.8 Ω typ., 5 A MDmesh™ II Power MOSFET in a TO-220 package

### Features



Order code	V <sub>DS</sub>	R <sub>D(on)</sub> max.	I <sub>D</sub>	Package
STP7NM60N	600 V	0.9 Ω	5 A	TO-220


- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

### Applications

- Switching applications

### Description

This device is an N-channel Power MOSFET developed using the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a vertical structure to the company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.



#### Product status

STP7NM60N

#### Device summary

Order code	STP7NM60N
Marking	7NM60N
Package	TO-220
Packing	Tube

## 1 Electrical ratings

**Table 1. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	600	V
$V_{GS}$	Gate-source voltage	$\pm 25$	V
$I_D$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	5	A
$I_D$	Drain current (continuous) at $T_C = 100^\circ\text{C}$	3	A
$I_{DM}^{(1)}$	Drain current (pulsed)	20	A
$P_{TOT}$	Total dissipation at $T_C = 25^\circ\text{C}$	45	W
$dv/dt^{(2)}$	Peak diode recovery voltage slope	15	V/ns
$T_j$	Operating junction temperature range	-55 to 150	$^\circ\text{C}$
$T_{stg}$	Storage temperature range		

1. Pulse width limited by safe operating area.
2.  $I_{SD} \leq 5 \text{ A}$ ,  $di/dt \leq 100 \text{ A}/\mu\text{s}$ ,  $V_{DSpeak} \leq V_{(BR)DSS}$ ,  $V_{DD} = 80\% V_{(BR)DSS}$ .

**Table 2. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case	2.78	$^\circ\text{C/W}$
$R_{thj-amb}$	Thermal resistance junction-ambient	62.5	$^\circ\text{C/W}$

**Table 3. Avalanche characteristics**

Symbol	Parameter	Value	Unit
$I_{AS}^{(1)}$	Avalanche current, repetitive or not-repetitive	2	A
$E_{AS}^{(2)}$	Single pulse avalanche energy	119	mJ

1. Pulse width limited by  $T_j$  max.
2. Starting  $T_j = 25^\circ\text{C}$ ,  $I_D = I_{AS}$ ,  $V_{DD} = 50 \text{ V}$ .

## 2 Electrical characteristics

( $T_{CASE} = 25^\circ\text{C}$  unless otherwise specified)

**Table 4. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	600			V
$I_{DSS}$	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	$\mu\text{A}$
		$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}, T_C = 125^\circ\text{C}$ <sup>(1)</sup>			100	$\mu\text{A}$
$I_{GSS}$	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2	3	4	V
$R_{DS(\text{on})}$	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 2.5 \text{ A}$		0.8	0.9	$\Omega$

1. Defined by design, not subject to production test.

**Table 5. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$		363	-	pF
$C_{oss}$	Output capacitance		-	24.6		
$C_{rss}$	Reverse transfer capacitance			1.1		
$C_{oss \text{ eq.}}^{(1)}$	Equivalent capacitance time related	$V_{DS} = 0 \text{ to } 480 \text{ V}, V_{GS} = 0 \text{ V}$	-	130	-	pF
$R_G$	Intrinsic gate resistance	$f = 1 \text{ MHz}$ open drain	-	5.4	-	$\Omega$
$Q_g$	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 5 \text{ A}, V_{GS} = 0 \text{ to } 10 \text{ V}$ (see <a href="#">Figure 12. Test circuit for gate charge behavior</a> )		14	-	nC
$Q_{gs}$	Gate-source charge		-	2.7		
$Q_{gd}$	Gate-drain charge			7.7		

1.  $C_{oss \text{ eq.}}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .

**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 2.5 \text{ A},$ $R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <a href="#">Figure 11. Test circuit for resistive load switching times</a> and <a href="#">Figure 16. Switching time waveform</a> )		7	-	ns
$t_r$	Rise time		-	10		
$t_{d(off)}$	Turn-off delay time			26		
$t_f$	Fall time			12		







Table 7. Source drain diode





Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		5	A
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)				20	
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 5 A, V <sub>GS</sub> = 0 V	-		1.3	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 5 A, di/dt = 100 A/μs	-	213	ns	μC
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 13. Test circuit for inductive load switching and diode recovery times)		1.5		
I <sub>RRM</sub>	Reverse recovery current			14		A
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 5 A, di/dt = 100 A/μs	-	265	ns	μC
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C (see Figure 13. Test circuit for inductive load switching and diode recovery times)		1.8		
I <sub>RRM</sub>	Reverse recovery current			14		A

1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration = 300 μs, duty cycle 1.5%.

Obsolete Product(s) - Obsolete Product(s)


## 2.1 Electrical characteristics curves

**Figure 1. Safe operating area**

**Figure 2. Thermal impedance**

**Figure 3. Output characteristics**

**Figure 4. Transfer characteristics**

**Figure 5. Gate charge vs gate-source voltage**

**Figure 6. Static drain-source on-resistance**


**Figure 7. Capacitance variations****Figure 8. Normalized gate threshold voltage vs temperature****Figure 9. Normalized on-resistance vs temperature****Figure 10. Normalized V<sub>(BR)DSS</sub> vs temperature**


### 3 Test circuits

**Figure 11.** Test circuit for resistive load switching times




AM01468v1

**Figure 12.** Test circuit for gate charge behavior




AM01469v1

**Figure 13.** Test circuit for inductive load switching and diode recovery times




AM01470v1

**Figure 14.** Unclamped inductive load test circuit




AM01471v1

**Figure 15.** Unclamped inductive waveform



AM01472v1

**Figure 16.** Switching time waveform



AM01473v1

## 4


## Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

Obsolete Product(s) - Obsolete Product(s)

## 4.1 TO-220 type A package information

Figure 17. TO-220 type A package outline



0015988\_typeA\_Rev\_21

Table 8. TO-220 type A package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
c	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10.00		10.40
e	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øP	3.75		3.85
Q	2.65		2.95

Obsolete Product(s) - Obsolete Product(s)

## Contents

<b>1</b>	<b>Electrical ratings .....</b>	<b>2</b>
<b>2</b>	<b>Electrical characteristics.....</b>	<b>3</b>
<b>2.1</b>	Electrical characteristics (curves) .....	5
<b>3</b>	<b>Test circuits .....</b>	<b>7</b>
<b>4</b>	<b>Package information.....</b>	<b>8</b>
<b>4.1</b>	TO-220 type A package information .....	8
	<b>Revision history .....</b>	<b>12</b>

Obsolete Product(s) - Obsolete Product(s)

## Revision history

**Table 9. Document revision history**

Date	Version	Changes
13-Sep-2018	1	First release. Part number previously included in datasheet DocID16472.

Obsolete Product(s) - Obsolete Product(s)

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved

Obsolete Product(s) - Obsolete Product(s)